



KTH Engineering Sciences

Efficient Modeling of Modular Multilevel Converters for HVDC Transmission Systems

NOMAN AHMED

Doctoral Thesis
Stockholm, Sweden 2018

Electric Power and Energy Systems
School of Electrical Engineering and Computer Systems, KTH
Teknikringen 33
SE-100 44 Stockholm
SWEDEN

TRITA-EECS-AVL-2018:39
ISBN: 978-91-7729-798-7

Akademisk avhandling som med tillstånd av Kungl Tekniska högskolan framlägges till offentlig granskning för avläggande av teknologie doktorsexamen torsdagen den 14 Juni 2018 klockan 10:00 i Q2, Osquldas väg 10, Kungliga Tekniska Högskolan, Stockholm.

© Noman Ahmed, 2018

Tryck: Universitetservice AB

Sammanfattning

Utvecklingen mot att utvinna alltmer elektrisk energi från förnybara källor kräver mer effektiva elektriska transmissionssystem. Det behövs också ett starkare nät, med högre styrbarhet och högre kapacitet, som kan hantera effektfuktuationer pga obalans mellan generering och last. Högspänd likströmsöverföring (HVDC) erbjuder energieffektiv och kostnadseffektiv effektöverföring på långa avstånd. På grund av sina överlägsna egenskaper har modulära multnivå-omvandlare (MMC) accepterats som den rådande tekniken för HVDC med spänningsstyva effektomvandlare (VSC).

För att kunna studera framtida MMC-baserade HVDC-nät är lämpliga simuleringsmodeller nödvändiga. Huvudmålet med denna avhandling är att ta fram kompakta simuleringsmodeller för MMC. Dessa kompakta modeller ska kunna efterlikna responsten för en MMC i alla relevanta fall, och ska kunna användas som beräkningseffektiva byggblock vid simulering av HVDC-nät. Denna avhandling presenterar två ekvivalenta simuleringsmodeller för MMC, den kontinuerliga modellen (CM) och den detaljerade ekvivalenta modellen (DEM). I jämförelse med CM kan DEM också representera egenskaper av enstaka submoduler i en MMC. Modellerna valideras genom inbördes jämförelse och jämförelse med experimentella resultat från en MMC prototyp. Den mest betydelsefulla egenskapen hos modellerna är representationen av blockeringsfunktionen för MMC:n, vilket presenterades för första gången för simuleringsmodeller genom detta arbete. Denna funktion är mycket väsentlig för att beskriva transienta egenskaper hos MMC:n vid uppstart och felfall. Avhandlingen undersöker även MMC:ns egenskaper med redundanta submoduler i omvandlar-armarna. Två olika styrmetoder används och jämförs.

De framtagna MMC-modellerna används för att utveckla punkt-till-punkt- och multiterminal-HVDC (MTDC). En kompakt modell för en hybrid-HVDC-brytare tas också fram och används i MTDC-systemet. Därigenom kan ett MMC-baserat MTDC-system med hybrid-HVDC-brytare beskrivas noggrant. Analysen av fel på likströmssidan av MTDC-systemet fastslår att snabba HVDC-brytare är nödvändiga för att isolera den felbehäftade delen av nätet utan att stoppa effektlödet i resten av systemet.

Ett generiskt fyrterminal-HVDC-system med CM-modellen utvecklas också. Det simulerade systemet kan tjäna som ett standard-testsystem för elektromagnetiskt transienta (EMT) studier vid användning av den begränsade versionen av den kommersiellt tillgängliga EMT-programvaran. De dynamiska egenskaperna av HVDC-nätet studeras också för olika felfall.

Abstract

The drive towards getting more and more electrical energy from renewable sources, requires more efficient electric transmission systems. A stronger grid, with more controllability and higher capacity, that can handle power fluctuations due to a mismatch between generation and load is also needed. High-voltage dc (HVDC) provides efficient and economical power transmission over very long distances, and will be a key player in shaping-up the future electric grid. Due to its outstanding features, the modular multilevel converter (MMC) has already been widely accepted as a key converter topology in voltage-source converter (VSC)-based HVDC transmission systems.

In order to study the feasibility of future MMC-based HVDC grids, adequate simulation models are necessary. The main objective of the thesis is to propose MMC reduced-order simulation models capable of accurately replicating the response of an MMC during all relevant operating conditions. Such models are the basic building blocks in developing efficient simulation models for HVDC grids. This thesis presents two MMC equivalent simulation models, the continuous model (CM) and the detailed equivalent model (DEM). Compared to the CM, the DEM is also capable of demonstrating the individual submodule behavior of an MMC. These models are validated by comparing with the detailed MMC model as well as with experimental results obtained from an MMC prototype in the laboratory. The most significant feature of the models is the representation of the blocking capability of the MMC, presented for the first time in the literature for an MMC equivalent simulation model. This feature is very important in replicating the accurate transient behavior of an MMC during energization and fault conditions. This thesis also investigates the performance of the MMC with redundant submodules in the arms. Two different control strategies are used and compared for integrating redundant submodules.

The proposed MMC models are used in developing point-to-point and multiterminal HVDC (MTDC) systems. A reduced-order model of a hybrid HVDC breaker is also developed and employed in the MTDC system, making the test system capable of accurately replicating the behavior of the MMC-based MTDC system employing hybrid HVDC breakers. The conclusion of the analysis of dc-side faults in a MTDC system is that fast-acting HVDC breakers are necessary to isolate only the faulted part in the MTDC system to ensure the power flow in rest of the system is not interrupted.

A generic four-terminal HVDC grid test system using the CM model is also developed. The simulated system can serve as a standard HVDC grid test system. It is well-suited to electromagnetic transient (EMT) studies in a limited version of commercially available EMT-type software. The dynamic performance of the HVDC grid is studied under different fault conditions.

Acknowledgements

The work presented in this thesis was carried out at the Department of Electric Power and Energy, School of Electrical Engineering, KTH Royal Institute of Technology, Stockholm, Sweden.

I would like to express my deepest gratitude to my supervisor Prof. Hans Peter-Nee. Your encouraging attitude and support during the whole project helped me to move forward in the right direction. I would like to acknowledge the efforts of my co-supervisor and mentor Prof. Lennart Ångquist. Your endless support, guidance and extreme attention to detail were all that kept me going on the path of learning. Without your kind support this work would not have been possible. I would also like to acknowledge the efforts of Prof. Lennart Harnefors and Prof. Staffan Norga, your valuable comments helped me to improve the layout of my research papers.

I would like to thank all the administrative staff, who provided me help during my study years. Many thanks to Eva Petersson and Peter Lönn. I would like to express my deepest gratitude to all of my colleagues (past and present) in the department, for providing a pleasant working environment.

I am thankful to my parents whose guidance, prayers and love made it possible for me to reach this level. And above all, my beloved wife Hamna, I am grateful to you for being such a supportive life-partner and friend. During all ups and downs of my research, your moral support, love and encouragement helped me to move forward.

Noman Ahmed

Stockholm, June 2018

Contents

Acknowledgements	vii
1 Introduction	1
1.1 Background	1
1.2 Main contributions of the Research Work	2
1.3 Outline of the Thesis	2
1.4 List of Appended Publications	3
1.5 Related Publications	5
2 Modular Multilevel Converter (MMC)	7
2.1 MMC Internal Dynamics	9
3 Efficient Modeling of MMCs	13
3.1 MMC Modeling Approaches	13
3.2 Continuous Model (CM)	14
3.3 Detailed Equivalent Model (DEM)	19
3.4 Validation of CM and DEM	21
3.5 Experimental Verification	26
3.6 Computational Speed of CM and DEM	26
3.7 Modeling with Redundant Submodules	28
4 MMC-Based HVDC Transmission and Multiterminal HVDC Systems	33
4.1 MMC-Based HVDC Control System Architecture	34
4.2 Negative Sequence Current Control (NSCC) Scheme	34
4.3 Modeling of the Hybrid HVDC Circuit Breaker	35
4.4 Multi-terminal HVDC Systems	36
4.5 DC-side Faults in MTDC Systems	37
4.6 HVDC Grids	38
5 Conclusions and Future Work	41
5.1 Conclusions	41
5.2 Future Work	42

List of Symbols	43
List of Acronyms	45
Bibliography	47
Publication I	51
Publication II	63
Publication III	73
Publication IV	81
Publication V	93
Publication VI	101
Publication VII	113
Publication VIII	123
Publication IX	135

Chapter 1

Introduction

1.1 Background

The rising electricity demand due to industrialization, the mushroom-growth of large scale renewable energy sources, and a deregulated electricity market imposes the need for more efficient and lower cost high-voltage transmission systems. A stronger electric grid, with substantially higher capacity and more controllability, that can handle massive power fluctuations without losing stability is also needed. An upgrade of the existing high-voltage ac (HVAC) grids is not possible in densely populated areas because of public opposition, narrow transmission corridors and limited availability of right of way (ROW).

AC has been the preferred transmission system for the past hundred years, yet there are some technical limitations when it comes to HVAC transmission for bulk power transfer over very long distances and connection of asynchronous grids [1,2]. On the other hand, high-voltage dc (HVDC) not only provides viable solutions to these limitations but also has economic and environmental benefits [1,2]. HVDC has now become a matured technology and the preferred choice for bulk power transmission over very long distances with better controllability and lower losses. Foreseeing this, HVDC will be a key player in shaping the future grid.

Due to the advancements in voltage-source converter (VSC)-based HVDC technology, it is generally believed that the future HVDC grid will consist of VSCs [3,4]. The advent of the modular multilevel converter (MMC) gives added advantages to the VSC family [5–8]. In recent years, the MMC has become the most widely used converter topology for VSC-based HVDC transmission systems [9]. It is most likely that the MMC will be the key converter topology for future HVDC grids.

In order to determine how such grids should be designed and to find solutions to different technical challenges for them, adequate simulation models are necessary. The transient analysis of such grids is not possible without an accurate and computationally efficient simulation model of the MMC. Hence, the thesis focuses on the development of MMC equivalent simulation models, which can replicate the

accurate behavior an MMC during energization, steady state and fault conditions. It also focuses on efficient modeling of multiterminal HVDC (MTDC) systems and HVDC grids and transient analysis of such systems under different fault conditions.

1.2 Main contributions of the Research Work

The first major contribution of the thesis is the development of the continuous simulation model (CM), capable of replicating the blocked state of an MMC. This is the first MMC equivalent simulation model with blocking capability that is presented in the literature. The model has been validated both by detailed circuit simulations and experimentally on a 10 kVA MMC prototype.

The CM lacks the capability to replicate MMC behavior on a submodule level. Therefore, a detailed equivalent model (DEM) capable of representing the MMC response on submodule level, is also developed. The DEM is also able to replicate the blocked state of the MMC. The DEM can be used to study the balancing control of the capacitor voltages in the valve-arm, redundant submodules and even the transients followed by a faulty submodule in the valve-arm. The DEM has also been validated both by detailed circuit simulations and experimental results.

In order to ensure the validity of the proposed MMC simulation models for multiple applications, the objective was to include the study of short-circuit issues in multiterminal HVDC (MTDC) systems and HVDC grids. An efficient MTDC system employing hybrid HVDC breaker has been developed with all details using the detailed equivalent MMC model. In order to replicate the dynamics of the hybrid HVDC breaker, a reduced-order model of it has also been developed. The model is capable of accurately replicating the dynamics of a hybrid HVDC breaker. This was the first simplified model of the hybrid HVDC breaker proposed in the literature. The simulated MTDC and HVDC grid can serve as standard HVDC grid test systems, providing a realistic test scenario for electromagnetic transient (EMT) studies.

The open-loop control approach for MMC was proposed in [10]. A negative sequence current control (NSCC) scheme based on this open-loop approach has also been presented in the thesis.

Additionally, **Publications I and II**, are among the first publications predicting the MMC as the key converter topology for future HVDC grids. The MMC has now been the most widely accepted converter topology for VSC-based HVDC transmission systems.

1.3 Outline of the Thesis

Chapter 2 discusses the basics of an MMC and describes its internal dynamics leading to the establishment of an equivalent model of the MMC.

Chapter 3 describes the modeling approach for the proposed MMC simulation models. Validation of the proposed models through detailed circuit simulations and experiments has also been presented. Additionally, the performance of the MMC with redundant submodules is analysed.

Chapter 4 presents the usability of the proposed MMC models by employing them in different HVDC system configurations. Short-circuit issues in MTDC systems and HVDC grids are analysed. The modelling approach for a reduced-order model of a hybrid HVDC breaker is also presented.

Chapter 5 summarizes the main outcome of this thesis and provides suggestions for future research.

1.4 List of Appended Publications

The publications originated from this Ph.D. project are:

- I. **N. Ahmed**, A. Haider, D. V. Hertem, L. Zhang, and H.-P. Nee, “Prospects and challenges of HVDC SuperGrids with modular multilevel converters,” in *Proc. 14th European Conference on Power Electronics and Applications (EPE)*, Birmingham, UK, Aug-Sep. 2011.

Noman Ahmed (**NA**) planned the paper with Hans-Peter Nee (**HPN**) and wrote the manuscript. Dirk Van Hertem (**DVH**) assisted **NA** in writing about Grid Topologies. The Section about DC-side resonance was written by Lidong Zhang (**LZ**).

- II. **N. Ahmed**, A. Haider, D. V. Hertem, L. Zhang, S. Norrga, L. Harnefors, and H.-P. Nee, “HVDC SuperGrids with modular multilevel converters—the power transmission backbone of the future,” in *Proc. 9th International Multi-Conference on Systems, Signals and Devices (SSD-PES)*, Chemnitz, Germany, Mar. 2012.

NA planned the paper together with **HPN** and wrote the manuscript. **DVH** assisted **NA** in writing about Grid Topologies. The Section about DC-side resonance was written by **LZ**.

- III. **N. Ahmed**, L. Ängquist, S. Norrga, and H.-P. Nee, “Validation of the continuous model of the modular multilevel converter with blocking/deblocking capability,” in *Proc. 10th IET International Conference on AC and DC Power Transmission (ACDC)*, Birmingham, UK, Dec. 2012.

NA and Lennart Ängquist (**LÄ**) planned the work. **NA** developed the model and performed the simulations with the support from **LÄ**. **NA** analyzed the results and wrote the paper, with feedback from **LÄ**.

- IV. **N. Ahmed**, L. Ängquist, and H.-P. Nee, “Continuous modeling of open-loop control based negative sequence current control of modular multilevel converters for HVDC transmission,” in *Proc. 15th European Conference on Power Electronics and Applications (EPE)*, Lille, France, Sep. 2013.

NA and **LÄ** planned the work. **NA** developed the code, model, and performed the simulations with the support from **LÄ**. **NA** analyzed the results and wrote the paper, with feedback from **LÄ**.

- V. **N. Ahmed**, L. Ängquist, S. Norrga, and H.-P. Nee, “Efficient modeling of modular multilevel converters in HVDC grids under fault conditions,” in *Proc. IEEE Power and Energy Society General Meeting (PESGM)*, Washington DC, USA, Jul. 2014.

NA planned the work. **NA** developed the HVDC Grid model and performed the simulations. **NA** analyzed the results and wrote the paper, with feedback from **LÄ**.

- VI. **N. Ahmed**, L. Ängquist, S. Norrga, A. Antonopoulos, and Lennart Harnefors, H.-P. Nee, “A computationally efficient continuous model for the modular multilevel converter,” *IEEE Journal of Emerging and Selected Topics in Power Electronics*, vol. 2, no. 4, pp. 1139-1148, Dec. 2014.

NA and **LÄ** planned the work. **NA** developed the model and performed the simulations with the support from **LÄ**. Antonios Antonopoulos (**AA**) provided the laboratory measurements. **NA** analyzed the results and wrote the paper, with feedback from **LÄ**.

- VII. W. Leterme, **N. Ahmed**, L. Ängquist, J. Beerten, D. V. Hertem, and S. Norrga, “A new HVDC grid test system for HVDC grid dynamics and protection studies in EMTP,” in *Proc. 11th IET International Conference on AC and DC Power Transmission (ACDC)*, Birmingham, UK, Feb. 2015.

Willem Leterme (**WL**) and **NA** planned the work together with **LÄ**, Staffan Norrga (**SN**) and **DVH**. **NA** developed the HVDC grid model. **WL** implemented the protections in the model and performed the simulations. **WL** analyzed the results and wrote the paper, with feedback from **NA** and others.

- VIII. **N. Ahmed**, L. Ängquist, S. Mahmood, L. Harnefors, Staffan Norrga, and H.-P. Nee, “Efficient modeling of an MMC-based multiterminal dc system

employing hybrid HVDC breakers,” *IEEE Transactions on Power Delivery*, vol. 30, no. 4, pp. 1792-1801, Aug. 2015.

NA and **LÄ** planned the work. **NA** developed the model and performed the simulations with the support from **LÄ**. **SM** provided input for the Hybrid HVDC breaker. **AA** provided the laboratory measurements. **NA** analyzed the results and wrote the paper, with feedback from **LÄ**.

- IX. **N. Ahmed**, L. Ängquist, A. Antonopoulos, L. Harnefors, S. Norrga, and H.-P. Nee, “Performance of the modular multilevel converter with redundant submodules,” in *Proc. 41st Annual Conference of the IEEE Industrial Electronics Society (IECON)*, Yokohama, Japan, Nov. 2015.

NA and **LÄ** planned the work. **NA** developed the code, model, and performed the simulations with the support from **LÄ**. **AA** provided the laboratory measurements. **NA** analyzed the results and wrote the paper, with feedback from **LÄ**.

1.5 Related Publications

- I. **N. Ahmed**, A. Haider, L. Ängquist, and H.-P. Nee, “M2C-based MTDC system for handling of power fluctuations from offshore wind farms,” in *Proc. IET Conference on Renewable Power Generation (RPG)*, Edinburgh, UK, Sep. 2011.
- II. A. Haider, **N. Ahmed**, L. Ängquist, H.-P. Nee “Open-loop Approach for Control of Multi-terminal DC Systems based on Modular Multi-level Converters,” in *14th European Conference on Power Electronics and Applications (EPE)*, Birmingham, UK, Aug-Sep. 2011.

Chapter 2

Modular Multilevel Converter (MMC)

*The information presented in this chapter is based on **Publication I and VI**.*

The Modular Multilevel Converter (MMC), first presented in [5], has now become the most widely used VSC topology for HVDC transmission systems. Compared to the conventional VSC topologies, the MMC is highly scalable with respect to the number of levels, as shown in Figure 2.1(a). The basic building block of an MMC is called a submodule. The number of submodules can be adjusted to obtain the desired output voltage. Several submodule topologies have been presented in the literature [9]. Until now, all MMCs for HVDC systems have been designed using half-bridge or full-bridge submodules.

Half-bridge submodule: It is mainly composed of two insulated-gate bipolar transistor (IGBT) switches, two anti-parallel diodes and a dc storage capacitor C as shown in Figure 2.1(b). The output voltage of each submodule can either be switched to zero or a voltage V .

Full-bridge submodule: It consists of four IGBTs with anti-parallel diodes and a capacitor as shown in Figure 2.1(c). This topology allows positive, negative as well as zero voltages.

As shown in Figure 2.1(a), each phase-leg of the MMC consists of an upper and a lower valve-arm. In each valve-arm, the submodules are cascaded in series. This gives the freedom to connect as many submodules required, without increasing the circuit complexity. The addition of the MMC to the VSC family offers added benefits, such as modular design, output voltage with low harmonic content and no

for a half-bridge submodule as discussed below:

- **ON-State:** During normal operation, at any instant, one of the two switches in the submodule is ON. When the switch T_1 is ON, the submodule is said to be inserted and the output voltage of the submodule is the same as the voltage across the capacitor.
- **OFF-State:** When the switch T_2 is ON, the submodule is said to be bypassed and the voltage across the submodule is zero.
- **Blocked-State:** When both T_1 and T_2 are OFF, the submodule becomes blocked and current is only allowed to pass through the freewheeling diodes. Hence, in the blocked state, when the valve-arm current is positive the capacitor will be inserted (and charged). Alternatively, when the valve-arm current is negative, the capacitor is bypassed (keeping its voltage).

These switching states are shown in Figure 2.2.




Figure 2.2: Switching states of a half-bridge submodule.

2.1 MMC Internal Dynamics

To understand the dynamics of an MMC, a continuous state model of an MMC can be developed. Let C be the capacitance of each submodule and N be the number of submodules per valve-arm. The valve-arm capacitance then will be given by

$$C_{arm} = \frac{C}{N}. \quad (2.1)$$

The available sum capacitor voltage, v_c^Σ , due to the valve-arm current, i , is given by

$$v_c^\Sigma = \frac{Nn}{C} \int_{t_0}^t i dt. \quad (2.2)$$

where n is the insertion index. The insertion index is defined as the instantaneous ratio between the number of inserted submodules and total number of submodules in the valve-arm. The voltage inserted by the valve-arm, v_{arm} , depends on its insertion index and is given by

$$v_{arm} = nv_c^\Sigma. \quad (2.3)$$

Considering the direction of the valve-arm currents shown in Figure 2.1(a), the output phase current, i_s , and the circulating current, i_{diff} , are given by

$$i_s = i_u - i_l \quad (2.4)$$

$$i_{diff} = \frac{i_u + i_l}{2}. \quad (2.5)$$

The upper and lower valve-arm currents, in terms of the output phase current and the circulating current can now be expressed as

$$i_u = \frac{i_s}{2} + i_{diff} \quad (2.6)$$

$$i_l = -\frac{i_s}{2} + i_{diff}. \quad (2.7)$$

The available sum capacitor voltage for the upper and lower valve-arm will be

$$v_{cu}^\Sigma = \frac{Nn_u}{C} \int_{t_0}^t i_u dt \quad (2.8)$$

$$v_{cl}^\Sigma = \frac{Nn_l}{C} \int_{t_0}^t i_l dt. \quad (2.9)$$

where subscripts u, l represent the upper and lower valve-arm, respectively.

From Figure 2.1(a), the expression for the output phase voltage can be written as

$$v_s = \frac{V_d}{2} - Ri_u - L \frac{di_u}{dt} - n_u v_{cu}^\Sigma \quad (2.10)$$

$$v_s = -\frac{V_d}{2} - Ri_l - L \frac{di_l}{dt} - n_l v_{cl}^\Sigma. \quad (2.11)$$

Subtracting (2.11) from (2.10) and using the definition for i_{diff} , we get

$$V_d - 2Ri_{diff} - 2L \frac{di_{diff}}{dt} - n_u v_{cu}^\Sigma - n_l v_{cl}^\Sigma = 0. \quad (2.12)$$

Substituting the expressions of the valve-arm currents from (2.6) and (2.7) in (2.8) and (2.9), respectively, the dynamics of one phase leg is then given by the following state-space system:

$$\frac{d}{dt} \begin{bmatrix} i_{diff} \\ v_{cu}^\Sigma \\ v_{cl}^\Sigma \end{bmatrix} = \begin{bmatrix} \frac{-R}{L} & \frac{n_u}{2L} & \frac{-n_l}{2L} \\ \frac{-Nn_u}{C} & 0 & 0 \\ \frac{Nn_l}{C} & 0 & 0 \end{bmatrix} \begin{bmatrix} i_{diff} \\ v_{cu}^\Sigma \\ v_{cl}^\Sigma \end{bmatrix} + \frac{1}{2} \begin{bmatrix} \frac{V_d}{L} \\ \frac{Nn_u i_s}{C} \\ -\frac{Nn_l i_s}{C} \end{bmatrix}. \quad (2.13)$$

The interactions between upper and lower valve-arm sum capacitor voltages, circulating current, direct voltage, output phase current, and insertion indices, as expressed by (2.13), are graphically represented by the block diagram shown in Figure 2.3.




Figure 2.3: Block diagram representing the internal dynamics of MMC phase-leg.

Hence, assuming an even voltage distribution among the submodules in the valve-arm, the state of an MMC can be described in terms of the sum capacitor voltage in each valve-arm, which is continuously updated depending on the valve-arm current and the insertion index. Describing the state of the MMC in terms of sum capacitor voltage greatly reduces its complexity especially if it is modeled for a large number of submodules. This approach is the building block in developing MMC equivalent simulation models, as will be discussed in the next chapter.

Chapter 3

Efficient Modeling of MMCs

The contents of this chapter are based on Publications III, VI, VIII and IX.

3.1 MMC Modeling Approaches

Depending on the objective of the study, MMC modeling in EMT simulation programs can be done with different degrees of detail. For stress investigations in critical components of the converter during internal or external faults, it is important to follow the behavior of each individual submodule, capacitor or even a certain switch. For such studies, a detailed model of the MMC must be employed, in which it might even be necessary to represent the parasitic inductances and capacitances inside the submodules.

In contrast, for studies investigating power-system response under different fault conditions, whole MMCs may appear as adjustable voltage sources. For such studies, the MMC model is required to reflect the correct dynamic behavior as seen from the power system and there is no need for data on the submodule level. Rather, to reduce the computational effort and simulation time, it is better to have an MMC simulation model which requires as few state variables as possible.

MMCs for HVDC transmission systems typically include several hundred submodules per valve-arm. This requires thousands of switching components to be represented if detailed MMC models should be employed. The computational burden for such models will be very high, resulting in unrealistically long simulation times. To avoid this, continuous or equivalent simulation models are needed. These models are required to provide a similar dynamic performance, from a system perspective, to that of the detailed models. The main objective of the thesis is to develop reduced-order MMC models, which cannot only accurately describe the performance of the MMC in an HVDC transmission system, but are also efficient in terms of computational effort and simulation time.

An accurate MMC model should have the capability to represent the blocked state of the submodules. Otherwise, it cannot represent the MMC's behavior under certain conditions. The CM described below is the first MMC equivalent simulation model presented in the literature, which is capable of representing the blocked-mode operation of the MMC.

3.2 Continuous Model (CM)

The CM is based on a simplified representation of the valve-arm of an MMC, as a branch model. The valve-arm is designed in PSCAD as a user defined component calling an external subroutine written in FORTRAN. The component consists of five branches as shown in Figure 3.1. These branches can be described as:

- The resistance-inductance branch $N_A N_C$, represents the valve-arm inductance and its losses together with the losses in the semiconductor switches in the arm.
- The parallel-connected diode and switch branches $N_C N_D$, represent diode D_1 and switch T respectively.
- The branch $N_B N_C$ represents the bypass diode D_2 , defining the current bypass path during blocked conditions.
- The branch $N_B N_D$, represents an ideal voltage source, defining the submodule capacitor chain in the arm of an MMC.

The parallel-connected diode and switch branches are used to adapt the model's response to the blocking (*BLK*) command, as will be discussed later. The source voltage represents the instantaneous voltage inserted by the submodules in the valve-arm. It is controlled during every simulation time-step Δt , by calling an external subroutine for the valve-arm component that assigns a value to the internal PSCAD variable *EBR*.

The CM assumes an even voltage distribution among the valve-arm submodules. This allows the state of the MMC to be described in terms of the sum capacitor voltage (the sum of capacitor voltages of all the submodules) of each valve-arm, which is continuously updated based on the valve-arm current and the insertion index. This assumption also reduces the complexity of the MMC, especially if it is modeled for a large number of submodules. To develop the continuous branch model of a valve-arm, let C be the capacitance of each submodule and N be the number of submodules per valve-arm. The valve-arm capacitance then be given by

$$C_{arm} = \frac{C}{N}. \quad (3.1)$$

The insertion index (n_{arm}), defined as the instantaneous ratio between the number of inserted and the total number of submodules, determines the inserted source




Figure 3.1: Equivalent branch model of the valve-arm of an MMC.

voltage in the valve-arm. For the CM, the insertion index is assumed to be a continuous variable, varying from zero, meaning all submodules are bypassed, to 1, meaning all submodules are inserted. The change in the sum capacitor voltage caused by the branch current passing through a fraction of the submodules is the same as if the same fraction of the branch current (called the charging current i_{ch}) passes through all submodule capacitors. If at any instant, i_c is the current in the branch then the charging current is given by

$$i_{ch} = n_{arm} i_c. \quad (3.2)$$

To understand the function of the valve-arm model, the charging current and total capacitor voltage at consecutive instants in time are assumed to have the values shown in Table 3.1.

Table 3.1: Parameters for CM Valve-Arm

Time instant	Charging current	Sum capacitor voltage
t_{k-1}	$i_{ch}(t_{k-1})$	$v_c^\Sigma(t_{k-1})$
t_k	$i_{ch}(t_k)$	$v_c^\Sigma(t_k)$

Depending on the value of the charging current at instant t_{k-1} , the total charge that has passed through the capacitors during the interval $(t_{k-1} \rightarrow t_k)$ is

$$Q(t_{k-1} \rightarrow t_k) = \frac{i_{ch}(t_k) + i_{ch}(t_{k-1})}{2} \Delta t. \quad (3.3)$$

where Δt is the integration time-step. Consequently, the sum capacitor voltage of the arm has increased by $Q(t_{k-1} \rightarrow t_k)/C_{arm}$. Hence, the sum capacitor voltage at instant t_k is

$$v_c^\Sigma(t_k) = v_c^\Sigma(t_{k-1}) + [i_{ch}(t_k) + i_{ch}(t_{k-1})] \frac{\Delta t}{2C_{arm}}. \quad (3.4)$$

Depending on the value of the charging current, the sum capacitor voltage during the upcoming interval will be estimated as the average value of the sum capacitor voltage. It is assumed that the current will have the same derivative as during the past interval. Therefore, the average charging current during the upcoming interval becomes

$$i_{ch(avg)}(t_k \rightarrow t_{k+1}) = i_{ch}(t_k) + \frac{i_{ch}(t_k) - i_{ch}(t_{k-1})}{2} = \frac{3i_{ch}(t_k) - i_{ch}(t_{k-1})}{2}. \quad (3.5)$$

Hence, the estimated charge for the upcoming interval becomes

$$Q(t_k \rightarrow t_{k+1}) = \frac{[3i_{ch}(t_k) - i_{ch}(t_{k-1})] \Delta t}{2}. \quad (3.6)$$

The average increase in sum capacitor voltage caused by the charge, at the middle of the interval, is given by $Q(t_k \rightarrow t_{k+1})\Delta t/2C_{arm}$. Thus, the estimated sum capacitor voltage becomes

$$v_{c(avg)}^\Sigma(t_k \rightarrow t_{k+1}) = v_c^\Sigma(t_k) + \frac{[3i_{ch}(t_k) - i_{ch}(t_{k-1})] \Delta t}{2 \cdot 2C_{arm}}. \quad (3.7)$$

Thus the estimated value of the source voltage (E_c) during the upcoming interval will be given by

$$E_c^\Sigma(t_k \rightarrow t_{k+1}) = n_{arm} [v_c^\Sigma(t_k) + \frac{[3i_{ch}(t_k) - i_{ch}(t_{k-1})] \Delta t}{2 \cdot 2C_{arm}}]. \quad (3.8)$$

The estimated source voltage is required to obtain the branch current current at the end of the upcoming interval. Depending on the value of i_c the updated value of the charging current and hence the sum capacitor voltage at the end of the interval is again updated. The inserted valve-arm voltage can now be obtained as

$$v_{arm} = n_{arm} v_c^\Sigma(t_k). \quad (3.9)$$

3.2.1 Blocking capability of the CM

The equivalent models proposed in the literature before the CM and even sometime after it, lack the capability to represent the blocked state of the MMC [12–17], without which, the MMC simulation model can no longer describe its dynamic behavior during energization and fault conditions.

In the blocked state of the MMC, both switches T_1 and T_2 of the half-bridge submodule are OFF, and current is only allowed to conduct through free-wheeling diodes. Hence, the output voltage of the submodule depends upon the direction of current. When the valve-arm current is positive, the capacitor will be inserted (and charged) to give the output voltage of the submodule. When the valve-arm current is negative the capacitor will be bypassed and the output voltage becomes zero.




Figure 3.2: Flow of positive (i_p) and negative (i_n) current through the valve-arm model during the blocked state.

To implement the blocked-mode representation of the valve-arm in the CM, branches $N_C N_D$ and $N_B N_C$ represent diodes D_1 and D_2 respectively. A normally-closed switch T is also placed in the branch $N_C N_D$ parallel to diode D_1 . This allows current to flow through the submodule capacitor chain in both directions during normal operation. The switch T opens, when the valve-arm is blocked, using the BLK command. At the blocking instant, the BLK command dictates that the insertion index becomes 1, resulting in the insertion of all submodules in the valve-arm. Hence, if blocking occurs at an instant when positive current is flowing through the valve-arm, it passes through the submodule capacitor chain through diode D_1 . Alternatively, if the arm is blocked when negative current is flowing through the arm it commutates to the diode D_2 , bypassing the submodule capaci-

tor chain. The schematic diagram of the implementation of the blocking capability of the CM is shown in Figure 3.2.

3.2.2 Time Delay Block

The detailed MMC simulation model (DM) utilizes a modulator to create switching pulse patterns. This process causes a time delay. As a consequence, the internal electromotive force (EMF) becomes slightly phase-shifted compared to the CM, as shown in Figure 3.3(a). In order to compensate for this effect, a time delay block has been introduced in the signal path of the CM. Hence, the insertion indices are time-delayed before they take action in the CM.

For carrier-based, phase-disposition pulse-width modulation (PWM)-modulators, having a triangular carrier with the frequency, f_c , the sampling time is $1/2f_c$ and the average delay becomes $1/4f_c$. For the detailed model, with 36 submodules per valve-arm and carrier frequency 2 kHz, the resulting average switching frequency is 105 Hz per switch. This takes into account not only the carrier-reference crossing points, but also the level changes when using phase-disposition pulse-width modulation. The corresponding sampling time becomes $250 \mu\text{s}$ and an average delay of $125 \mu\text{s}$ could be expected. When insertion indices to the continuous model are delayed by $125 \mu\text{s}$, a very good agreement between the converter's internal EMFs produced by the two models is observed as shown in Figure 3.3(b). In a similar manner, this delay time can also be calculated for other carrier frequencies.




Figure 3.3: Comparison of converter internal EMF for the DM and CM (a) without the time delay block (b)with the time delay block, in the CM.

The CM is capable of accurately replicating the MMC dynamics in HVDC transmission systems. However, it cannot be used to study the individual submodule behavior during both steady-state and fault conditions. Therefore, the approach used to develop the CM is extended to simulate a detailed equivalent MMC simu-

lation model capable of representing the individual submodule behavior within the valve-arm.

3.3 Detailed Equivalent Model (DEM)

Similar to the CM, shown in Figure 3.1, the detailed equivalent model (DEM) of a valve-arm is also designed in PSCAD as a user defined component consisting of five branches. These branches are:

- The resistance-inductance branch $N_A N_C$, represents the valve-arm inductance and its losses together with the losses in the semiconductor switches in the arm.
- The parallel-connected diode and switch branches $N_C N_D$, represent diode D_1 and switch T respectively.
- The branch $N_B N_C$ represents the bypass diode D_2 , defining the current bypass path during blocked conditions.
- The branch $N_B N_D$, represents an ideal voltage source, defining the submodule capacitor chain in the arm of an MMC.

The parallel-connected diode and switch branches are used to adapt the model's response to the *BLK* command as already discussed in previous sections. The source voltage represents the sum of the capacitor voltages of the inserted submodules in the valve-arm and during the integration time-step Δt , and is controlled by calling an external subroutine for the valve-arm component that assigns a value to the PSCAD internal variable *EBR*.

Compared to the CM, which utilizes the sum capacitor voltage of the valve-arm, the DEM utilizes the individual capacitor voltages, which are kept in a vector, and updated depending on the valve-arm current and the actual switching vector signal S . In order to calculate the updated capacitor voltage of the n th submodule at the end of each simulation time-step Δt , the value of the branch current at the end of each interval is required. Once that current is obtained, the updated capacitor voltage can be calculated as described below.

The branch current, capacitor voltage and the switching signal for the n^{th} submodule at consecutive time instants are shown in the Table 3.2.

Table 3.2: Parameters for DEM Valve-Arm

Time instant	Current	Voltage	Switching signal (S)
t_{k-1}	$i_c(t_{k-1})$	$v_{cn}(t_{k-1})$	$S_n(t_{k-1})$
t_k	$i_c(t_k)$	$v_{cn}(t_k)$	$S_n(t_k)$

Suppose that at time t_k the current $i_c(t_k)$ is obtained and the updated capacitor voltage $v_{cn}(t_k)$ can be calculated. If the switching signal $S_n(t_{k-1})$ for the n^{th} submodule was 1, then the submodule has been inserted during the interval ($\Delta t = t_{k-1} \rightarrow t_k$). Hence, the charge that has passed through the capacitor of the submodule is

$$Q_{cn}(t_{k-1} \rightarrow t_k) = \frac{i_c(t_k) + i_c(t_{k-1})}{2} \Delta t, \quad (3.10)$$

where Δt is the integration time-step. The voltage of the capacitor has raised by $Q_{cn}(t_{k-1} \rightarrow t_k)/C$. Hence, the capacitor voltage at instant t_k is

$$v_{cn}(t_k) = v_{cn}(t_{k-1}) + [i_c(t_k) + i_c(t_{k-1})] \frac{\Delta t}{2C}. \quad (3.11)$$

Alternatively, if $S_n(t_{k-1})$ was zero, then the voltage of the submodule capacitor has not been changed. Hence, $v_{cn}(t_k) = v_{cn}(t_{k-1})$.

Now, for the upcoming interval ($\Delta t = t_k \rightarrow t_{k+1}$), the submodule capacitor voltage (E_{cn}) is estimated. For the following interval, if $S_n(t_k)$ is equal to 1, the n^{th} submodule will again be inserted during the upcoming interval and contributes to the source voltage. The value of its contribution is estimated as the average voltage across the capacitor during the interval ($\Delta t = t_k \rightarrow t_{k+1}$). Also, to estimate this value, it is assumed that the current will have the same derivative as during the past interval ($\Delta t = t_{k-1} \rightarrow t_k$). Therefore, the average current during the upcoming interval becomes

$$i_{c(avg)}(t_k \rightarrow t_{k+1}) = i_c(t_k) + \frac{i_c(t_k) - i_c(t_{k-1})}{2} = \frac{3i_c(t_k) - i_c(t_{k-1})}{2}. \quad (3.12)$$

The estimated charge for the upcoming interval becomes

$$Q_{cn}(t_k \rightarrow t_{k+1}) = \frac{[3i_c(t_k) - i_c(t_{k-1})]}{2} \Delta t. \quad (3.13)$$

This charge causes an average voltage increase during the interval, given by $Q_{cn}(t_k \rightarrow t_{k+1})\Delta t/2C$. Thus, the estimated voltage across the capacitor becomes

$$E_{cn}(t_k \rightarrow t_{k+1}) = v_{cn}(t_k) + \frac{[3i_c(t_k) - i_c(t_{k-1})]}{2} \frac{\Delta t}{2C}. \quad (3.14)$$

Alternatively, if during the upcoming interval, $S_n(t_k)$ is zero, the submodule will not be inserted and will not contribute to the source voltage. It is important to mention that E_{cn} is the estimated voltage during any upcoming time-interval, while v_{cn} is the updated capacitor voltage at the end of the interval. Hence, the estimated source voltage EBR during the upcoming interval can be obtained as

$$EBR(t_k \rightarrow t_{k+1}) = \sum_{n=1}^N S_n E_{cn}. \quad (3.15)$$

The estimated voltage is required to obtain the branch current at the end of the upcoming interval. Based on that current, the capacitor voltage is again updated at the end of the interval using (3.11).

The inserted valve-arm voltage can then be obtained as

$$v_{arm}(t_k) = \sum_{n=1}^N S_n(t_k) v_{cn}(t_k), \quad (3.16)$$

and the sum capacitor voltage of the valve-arm is given by

$$v_c^\Sigma(t_k) = \sum_{n=1}^N v_{cn}(t_k). \quad (3.17)$$

Describing the arm in such a way makes it possible to model it for any number of submodules in the valve-arm. For the DEM, the number of submodules per valve-arm, and the valve-arm capacitance, inductance and resistance are given as input parameters to the developed PSCAD component, hence they can be updated accordingly.




Figure 3.4: Individual capacitor voltages of a valve-arm.

The DEM includes the impact of individual capacitor voltages of each submodule in the valve-arm as shown in Figure 3.4. This allows to measure the maximum submodule voltage during fault conditions. Also, it can be used to study the balancing control of the capacitor voltages in the valve-arm. In addition, the operation with redundant submodules can also be studied. The model can replicate the transients that occur when a faulty submodule is short-circuited in the valve-arm. Similarly to the CM, the DEM is also capable of representing the blocked state of an MMC.

3.4 Validation of CM and DEM

For equivalent MMC simulation models, it is very important to provide accurate responses during both steady state and transient conditions. Both the CM and DEM

are validated by comparing them with a 37-level component based DM. The DM includes the detailed representation of IGBTs and diodes by using these components from the PSCAD master library. The comparison is performed in a simple study case where a 1000 MVA converter is fed from a stiff dc link and provides power to an ac-network as shown in Figure 3.5. The ac network has a 380-kV rms line-to-line voltage, and is connected to the converter through a YnD transformer, with delta connection on the converter side. The network has a short-circuit strength of 10000 MVA at the point of common coupling (PCC). The ac network is modeled using an ac source behind a lumped impedance.

The DM and DEM utilize phase disposition PWM with a 5-kHz carrier frequency. The pole-to-ground dc-link voltage is ± 320 kV. The test circuit is outlined in Figure 3.5. The DM and DEM include a modulator that creates the pulse pattern using the insertion indices as references, while the CM directly utilizes the insertion indices after passing them through the time delay block.

The insertion indices are generated utilizing an open-loop approach using the estimation of stored energies. The term "open-loop" is used in the context that the control system does not measure the total capacitor voltage in the arm; instead these voltages are estimated using the desired alternating voltage and measured output currents. A detailed description of open-loop control can be found in [10]. In [18], it is also found that the open-loop control provides fast arm voltage response and dynamic performance. It is also found to be less complicated to implement than other control methods proposed for the MMC.




Figure 3.5: Simulation test circuit for validation of proposed models.

3.4.1 MMC Energization

To validate that both proposed models are capable of simulating MMC behavior under all conditions, the energization procedure of the MMC is studied. The MMC is initially kept in the blocked state. During the energization, high inrush current is drawn from the ac network. To limit the inrush currents through the diodes of the MMC, a pre-insertion resistance (PIR) is used in series with the main ac

breaker. Figure 3.6 shows the simulation results for the energization of the MMC. It can be observed from the figure that within 50 ms of the start-up, the total capacitor voltage of the arm builds up from zero to 85% of the dc-link voltage. The PIR is then bypassed and the MMC is de-blocked. Comparison of output phase current, valve-arm voltage, valve-arm current and sum capacitor voltage of a valve-arm shows the excellent agreement of both proposed models with the detailed MMC model. This reveals that the proposed models are capable of simulating the energization response of the MMC.




Figure 3.6: Simulation results of DM, CM and DEM during energization of the MMC.

3.4.2 Single Phase-to-Ground Fault (Fault 1)

For a more detailed analysis of both DEM and CM, the dynamic behavior of the MMC is investigated during an unbalanced fault. For this purpose a single phase-to-ground fault is applied at the valve-side of the converter transformer at $t=0.20$ s. A comparison of all the MMC models' output phase voltage, output phase current, dc-side current and valve-arm sum capacitor voltage is shown in Figure 3.7. Very good agreement of the CM and DEM with the DM can be observed for this case as well, validating the dynamic performance of both proposed models.




Figure 3.7: Simulation results of DM, CM and DEM for a single phase-to-ground at the valve-side of the converter transformer.

3.4.3 DC-Side Pole-to-Ground Fault (Fault 2)

For an MMC simulation model it is very important to give an accurate dynamic response during a dc-side fault. Hence, to observe the performance of the proposed models, a permanent pole-to-ground fault is applied at the negative pole of the MMC at $t = 0.50$ s. As soon as the valve-arm current of the MMC reaches the threshold of 2 kA the MMC is blocked. The main ac breaker is ordered to open after fault detection with a mechanical opening time of 30 ms. The upper valve-arm current, circulating current, dc-side current and the sum capacitor voltages for both the upper and lower valve-arms of all the models are compared. Simulation results are shown in Figure 3.8. It can be observed from the figure that both the CM and DEM equivalent MMC models show excellent agreement with the DM.




Figure 3.8: Simulation results of DM, CM and DEM for a pole-to-ground fault at the negative pole of the MMC.

3.5 Experimental Verification

The proposed CM and DEM are finally validated experimentally using a three-phase, 10 kVA MMC prototype in the laboratory. The prototype has 5 submodules per valve-arm, each having 100 V rated submodule capacitor voltage. The ac-side of the prototype is connected to an inductive load of 28 mH per valve-arm, using six inductors of 4.67 mH each in series.

The controller is implemented in a processing unit managing control algorithms, analog measurements, and a user interface. Modulation indices are processed directly for each arm, by implementing the modulators in a field programmable gate array (FPGA). The relative measurements of the capacitor voltages for different submodules in a valve-arm are performed in the respective modulator containing sorting and selection mechanisms [10]. Direct modulation control [19] is used to obtain the insertion indices for the prototype. The parameters for the MMC prototype used for experimental verification are also used for the CM and DEM.

Figure 3.9 shows a comparison of the valve-arm currents, upper valve-arm voltage and the circulating current for phase A, obtained from the MMC prototype with the proposed MMC models, when the converter is blocked at $t = 0.40$ s. Figure 3.9(a) shows that at the instant when the converter was blocked, positive current was flowing through the upper valve-arm (blue), whereas the lower valve-arm current (green) was negative. Therefore, at the blocking instant, the upper valve-arm voltage goes to maximum, as all capacitors of the valve-arm become inserted, as shown in Figure 3.9(b). Circulating currents from the prototype and both the DEM and CM are compared in Figure 3.9(c). The zoomed-in-view of the upper valve-arm voltage in Figure 3.9(d) confirms that the proposed models are in very close agreement with the experimental results during the blocked mode.

3.6 Computational Speed of CM and DEM

The user-defined component developed to model the valve-arm for the CM and DEM consists of four nodes only (Figure 3.1). Consequently, to develop an MMC model, only twenty-four nodes are utilized in an EMT simulation programme, irrespective of the number of submodules per valve-arm. Hence, utilizing these models, for simulating large HVDC transmission systems, greatly reduces the computational burden and increases the simulation speed significantly. This also permits the simulation of multi-terminal HVDC systems in simulation programs with a limited permitted number of nodes like educational versions of EMT simulation programs.

The simulation speed of CM and DEM are compared for the test circuit shown in Figure 3.5. The test system is simulated using PSCAD 4.6.0 on a computer with a 2.70-GHz Intel Core i7-4800MQ processor and 16-GB RAM. The computational times for different MMC-levels obtained for a 1-s simulation run, a solution time-step of 10 μ s, and channel plot-step size of 10 μ s are shown in Table 3.3.




Figure 3.9: Comparison of experimental and simulation results.

It is clear from the table, that the CM is more efficient for developing MMC-based HVDC grids as its computational speed is independent of the number of submodules per valve-arm. However, if the study requires investigations on submodule-level then the DEM can also be used. The DEM requires slightly higher computational time as the length of the switching vector signal and capacitor voltages vector

Table 3.3: Computational Times of the CM and DEM for Different MMC Levels

MMC Levels	CM CPU Time (s)	DEM CPU Time (s)
16	5.9	6.2
31	5.9	7.3
61	5.9	8.6
101	5.9	11.0
201	5.9	16.3
401	5.9	26.8

increases with the number of submodules per valve-arm.

3.7 Modeling with Redundant Submodules

In the MMC, submodule failures can occur for various reasons [20]. Fault-tolerant operation of the MMC requires that, in case of a submodule failure, the converter continues its operation without disturbing its performance. To accomplish this, additional submodules called redundant submodules, are integrated into the valve-arms of the MMC [21,22]. This results in an increase in the number of submodules in the valve-arm. When a submodule fails, the faulty submodule is short-circuited and the converter continues its operation, without any interruption.

The equivalent circuit of the MMC with redundant submodules is shown in Figure 3.10. The valve-arm of the MMC thus comprises a total number of submodules $N+N_R$, where N_R represents the number of redundant submodules. At any instant, if N_F is the number of faulty submodules in the valve-arm, the total number of active submodules in the valve-arm can be obtained as $N+N_R-N_F$, where N_F varies from zero to N_R . The valve-arm capacitance can now be given as

$$C_{arm} = \frac{C}{N + N_R - N_F}. \quad (3.18)$$

Hence, with redundant submodules in the valve-arm, the valve-arm capacitance decreases. It also varies with the number of faulty submodules. The performance of the MMC with redundant submodules in the valve-arm is studied using two different control methods as discussed below.

3.7.1 Constant Valve-arm Sum Capacitor Voltage (Method 1)

In this method the average sum capacitor voltage (sum of the capacitor voltages of the healthy submodules) across the valve-arm is kept constant. This value is selected to be equal to the dc-link voltage. Hence, the individual submodule capacitor voltage is given by




Figure 3.10: Equivalent circuit diagram of a three-phase MMC with redundant submodules.

$$v_c = \frac{v_c^\Sigma}{N + N_R - N_F} = \frac{V_d}{N + N_R - N_F}. \quad (3.19)$$

This indicates that the individual submodule capacitor voltages are lower than the reference case. However, submodule capacitor voltages increase with the number of faulty submodules in the valve-arm as the sum capacitor voltage in the valve-arm remains constant. This control strategy produces an $(\lfloor N + N_R - N_F \rfloor) + 1$ -level valve-arm voltage, which implies a higher number of levels than the MMC configuration without redundant submodules. Moreover, the number of levels in the valve-arm voltage also varies with the number of faulty submodules. The average energy stored in each valve-arm of the converter will be:

$$E_{arm} = \frac{1}{2}(N + N_R - N_F)C\left[\frac{V_d}{N + N_R - N_F}\right]^2. \quad (3.20)$$

This energy is lower than the energy stored in the valve-arm of the MMC without redundant submodules. However, this energy will increase with the number of faulty submodules.

The insertion index for each valve-arm is given by

$$InsertionIndex = \frac{v_{arm}}{v_c^\Sigma}, \quad (3.21)$$

and sent to the modulator which calculates the number of inserted submodules as the fraction of $N+N_R-N_F$ that are instantly available. The individuals among the $N+N_R-N_F$ submodules, that will be inserted, are determined by the selection mechanism based on the instantaneous value of the capacitor voltages and direction of the valve-arm current as discussed in [19].

Considering the above, the operation of the MMC during each time-step for this method can be summarized as:

- The sum of the voltages of the healthy capacitors in each valve-arm remains unchanged.
- The actual number of healthy submodules $N+N_R-N_F$ is detected.
- The open-loop control system in each valve-arm will be given a reference for the total energy of the healthy capacitors which changes depending on the number because the resulting valve-arm capacitance will change accordingly.
- The open-loop control for each valve-arm calculates the desired insertion index.
- The modulator for each valve-arm obtains the desired insertion index as well as the information of the number of healthy submodules.
- The modulator for each valve-arm accordingly inserts n_{arm} times $N+N_R-N_F$ submodules using a suitable sorting algorithm.

3.7.2 Constant Individual Submodule Capacitor Voltages (Method 2)

In this method the individual submodule capacitor voltages v_c in the valve-arm are kept constant [22] at the value:

$$v_c = \frac{V_d}{N}, \quad (3.22)$$

where V_d is the dc-link voltage. The average sum capacitor voltage (sum of the capacitor voltages of the healthy submodules) across the valve-arm is thus given by

$$v_c^\Sigma = (N + N_R - N_F) \frac{V_d}{N}. \quad (3.23)$$

Clearly, the average sum capacitor voltage is greater than the dc-link voltage. However, it decreases with the number of faulty submodules in the valve-arm. The average energy stored in each valve-arm of the MMC in this case will be:

$$E_{arm} = \frac{1}{2}(N + N_R - N_F)C\left(\frac{V_d}{N}\right)^2. \quad (3.24)$$

It is obvious that the stored energy in the valve-arm is increased, compared to the case with only N submodules in the valve-arm. However, this energy decreases with the increase in the number of faulty submodules in the valve-arm. The generation of the insertion indices and the selection mechanism of submodules in the valve-arm work in the same manner as in the case of the constant sum capacitor voltage scheme. Method 2 generates a lower insertion index. Hence, among the $N+N_R-N_F$ submodules in the valve-arm, the submodules are selected in such a way to generate an $N+1$ -level arm voltage. Thus, the number of levels in the valve-arm voltage remains constant irrespective of the number of redundant and faulty submodules in the valve-arm. Also, all submodules in the valve-arm are treated equally with reference to the balancing control of the capacitor voltage.

The operation of the MMC during each simulation time-step for this method can be summarized as:

- The reference voltage for each submodule remains unchanged.
- The actual number of healthy submodules $N+N_R-N_F$ is detected.
- Depending on the number of healthy submodules in the valve-arm, the sum voltage of the healthy submodule capacitors changes as $v_c^\Sigma = (N+N_R-N_F)v_c$.
- The open-loop control system in each valve-arm will be given a reference for the total energy of the healthy capacitors which changes depending on the number of submodules because the resulting valve-arm capacitance will change accordingly.
- The open-loop control for each valve-arm calculates the desired insertion index.
- The modulator for each valve-arm obtains the desired insertion index as well as the information about the number of healthy submodules.
- The modulator for each valve-arm accordingly inserts n_{arm} times $N+N_R-N_F$ submodules using a suitable sorting algorithm.

3.7.3 Comparison of Method 1 and Method 2

Publication IX compares both control methods using the DEM when a submodule is bypassed in a valve-arm. The transients following a submodule failure event are observed in particular.

The Constant Sum Capacitor voltage method

- has no impact on the valve-arm voltage following the bypass event of a submodule. Transients in the valve-arm current are unavoidable as the capacitors of healthy submodules must be charged to a higher value. However, the transient is well-damped and cannot be used as a criterion to choose one method over the other.
- creates more voltage levels, and therefore has less filtering requirements in normal operation ($N_F < N_R$).
- results in a lower individual submodule capacitor voltage ($N_F < N_R$), which improves the reliability and expected lifetime of power semiconductor devices as well as submodule capacitors.

Constant Individual Submodule Capacitor Voltage method

- has no impact on the valve-arm voltage and current following the bypass event of a submodule.
- could work with a given reference value, without any need for information about the state of the other submodules.

for **Publication IV**, using the CM. The details of the simulated system can be found in the same publication.

4.1 MMC-Based HVDC Control System Architecture

Figure 4.1 also shows the control scheme implemented at both converter stations. The control system for each MMC consists of slower outer controllers and a fast inner current controller. The outer controllers provide the reference currents in the dq -reference frame for the inner controller, while the inner control provides voltage references for the open-loop controller in the dq -reference frame. The outer controllers for MMC 1 control the direct voltage of the system as well as the reactive power to given references, while the outer controllers of MMC 2 are set to control active and reactive power. The overall control scheme is shown in Figure 4.2.




Figure 4.2: Block diagram of the overall control scheme for an HVDC transmission system.

4.2 Negative Sequence Current Control (NSCC) Scheme

During ac-side asymmetrical faults, negative sequence current may flow through the converter, making the line currents very large and unbalanced. This can also affect the capacitor voltages, and may generate second order harmonics in the dc-side voltage and current, and power oscillations are observed. Therefore, it is necessary to control this negative sequence current during unbalanced grid conditions. Grid code requirements for HVDC systems also include negative sequence current control during asymmetrical faults. Hence, an NSCC scheme, based on open-loop control [10], is also developed.

Details of the proposed NSCC scheme and its application in a point-to-point HVDC systems is analysed in **Publication IV**.

4.3 Modeling of the Hybrid HVDC Circuit Breaker

A reduced-order model of the hybrid HVDC breaker proposed in [23], is also developed in this thesis. A detailed simulation model of the hybrid HVDC breaker requires representation of several hundreds of switching elements, resulting in high computational burden and simulation time. Whereas, the reduced-order model is developed using a single-phase breaker component and a metal oxide varistor (MOV) type surge arrester available from the PSCAD master library.




Figure 4.3: Simplified model of hybrid HVDC breaker.

As shown in Figure 4.3, the model consists of a main dc breaker and a load commutation switch (LCS) in series with an ultra-fast disconnecter (UFD), all represented by the single-phase breaker component. During normal operation the current flows through the LCS and the UFD, while there is no current passing through the main dc breaker. This significantly reduces the hybrid HVDC breaker losses during normal operation. Figure 4.4(a) shows that prior to the fault, the dc-link current is passing through the LCS. When a fault on the dc-side is detected, the LCS is opened, causing the line current to commute to the main dc breaker. The opening of the UFD, which takes approximately 2 ms, isolates the LCS from the main dc link. The main breaker thus interrupts the current, with the UFD in open position. The opening of the main breaker forces the fault current to flow through the MOV. The MOV then dissipates the fault energy and reduces the fault current to zero by establishing a counter voltage.

Finally, the residual dc breaker opens and isolates the faulty line from the HVDC grid, protecting the MOV from thermal overload. The current limiting reactor is used to make the fault current derivative smaller, giving more time for the protection system to operate. L_s represents the parasitic inductance of the circuit layout. Figure 4.4(b) and (c), show the zoomed-in-view of current commutation from LSC to main dc breaker and from main dc breaker to MOV, respectively. Hence, the simplified model is fully capable of replicating the dynamic behavior of the hybrid HVDC breaker.




Figure 4.4: (a) Dynamic behavior of the HVDC hybrid breaker currents during a dc-side fault. (b) Zoomed-in-view of current commutation from LCS to main dc breaker. (c) Zoomed-in-view of current commutation from main dc breaker to MOV.

4.4 Multi-terminal HVDC Systems

Currently, the development of a number of multiterminal HVDC (MTDC) systems is in progress and with the rapid growth in renewable energy sources, more MTDC systems are expected in the future. In **Publication VIII**, a generic three-terminal symmetrical monopole MTDC test system is developed using the DEM, as shown in Figure 4.5.

The test system is useful in analysing short-circuit issues in MTDC systems. The ac-networks are modeled as Thevenin's equivalent voltage sources behind lumped impedances, and are connected to respective MMCs through Wye-Delta transformers. MMC 1 and MMC 2 are acting as rectifiers, while MMC 3 is acting as an inverter. The developed MTDC system is simulated considering all the necessary details of an HVDC system required to perform the transient analysis, like surge arresters, smoothing reactors, pole capacitors etc. The dc-links are modeled using the frequency-dependent (phase) cable model, which is the most accurate cable model in PSCAD [24].

The DEM is used in the test system, making it is possible to observe individual




Figure 4.5: MMC-based multiterminal test system.

submodule voltage stresses during transient conditions, which is a very important factor in deciding the number of submodules for a particular HVDC transmission system. The fault clearing in case of a dc-side fault should be done in a few milliseconds, due to the rapid rise of current. Also, it is necessary to disconnect only the faulty part of the MTDC system, keeping the remaining system operational. This cannot be achieved with the conventional protection method used for point-to-point HVDC systems, which utilizes ac-side breakers to clear the fault, as they require long clearing times. For a reliable MTDC system, the half-bridge MMC topology requires fast acting dc breakers such that the prospective fault current does not cause any damage to the components involved. Hence, the developed MTDC system employs hybrid HVDC breakers. The overall control scheme for the system is shown in Figure 4.2.

4.5 DC-side Faults in MTDC Systems

Although dc-side faults are rare in cable-based HVDC systems, they are typically permanent. Handling of dc-side faults is one of the key protection challenges for MMC-based MTDC systems [25].

The occurrence of a dc-side short-circuit in an MTDC system immediately causes the entire dc system to discharge into the fault. The only limit to the steady-state fault current is the resistance of the dc lines, which should be as low as possible, as it influences the losses and the rating of the line. Moreover, the MTDC system employing MMCs with half-bridge submodules, continues to feed the fault current

from the ac-side through free-wheeling diodes, even if the converter is blocked. Hence, fast interruption of fault currents is essential to meet the requirements of a reliable MTDC system. In order to fulfil this, MMCs with half-bridge configuration require dc breakers, which must be significantly faster so that the prospective fault current does not cause any damage to the components involved, especially IGBTs or diodes of the MMCs [26]. The use of fast dc breaker also makes it possible to isolate the faulty link in an MTDC system without interrupting power flow in other dc links. In the near future it is expected that half-bridge MMC-based MTDC systems will employ fast-acting dc breakers [27]. Hence, in **Publication VIII** the MTDC system is developed employing hybrid HVDC breakers.

Using the MTDC test system, permanent faults in dc cables and in close proximity of the converter are analysed. The analysis established the need for fast acting dc breakers in MTDC systems, especially if only the faulty part needs to be disconnected. Although, the publication focuses on the dc-side faults, the test system is fully capable of simulating the ac-side faults as well. Hence, the developed test system is capable of accurately simulating the faults in an MTDC system and to study the response of the MMC and hybrid HVDC breakers during transient conditions, with high computational speed.

4.6 HVDC Grids

In **Publication V** and **Publication VII**, generic four-terminal HVDC grid test systems are developed as shown in Figure 4.6. Since the publications are focused on the EMT analysis of the HVDC systems, the HVDC grids are developed using the CM. However, the test systems can also be developed using the DEM if the study requires submodule level investigation of the MMC.




Figure 4.6: HVDC grid test system.

The grids are simulated in the PSCAD educational version, which has a limit of 200 nodes. Due to the limited access of PSCAD professional version in academia,

the proposed MMC models made it possible to simulate and study HVDC-grids on a desktop computer.

Using the HVDC grids test systems, both ac and dc-side fault conditions are investigated. In **Publication VII**, a simple protection system based on travelling waves has also been presented. Hence, the simulated system can serve as a standard HVDC grid test system, providing a realistic test scenario for electromagnetic transient studies.

Chapter 5

Conclusions and Future Work

5.1 Conclusions

The dynamic or transient analysis of an HVDC system essentially requires MMC simulation models capable of representing both the blocked and deblocked states of an MMC. This thesis has presented two reduced-order models of an MMC, namely the CM and the DM. Both models are capable of accounting for the blocked state of the converter. Hence, they cannot only depict the accurate transient response of an MMC but can also be used to study the protective measures that should be taken for the MMC during fault conditions. The models were verified by performing several comparisons with the detailed simulation model as well as with the experimental results from the converter prototype. A good agreement of both the models with the detailed model as well as the experimental results enables the conclusion to be drawn that the proposed models are fully capable of accurately simulating the behavior of the MMC. This is true for the HVDC transmission systems during energization, steady state, and under all types of fault conditions. Also the performance of the MMC with redundant submodules was also investigated by comparing two different control strategies for integrating submodules.

The proposed models require only a low number of nodes per arm. This allowed the simulation of a MTDC system and HVDC grids in the PSCAD educational version with a limited permitted number of nodes. The reduced-order model developed for the hybrid HVDC breaker was employed in the MTDC system. Thus, the developed test system is capable of replicating the transient behavior of the MMC-based MTDC system employing hybrid HVDC breakers with high computational speed. The developed HVDC grid test system is also well suited to transient analysis and protection studies under fault conditions with extremely high computational speed.

5.2 Future Work

Based on the approach presented in this thesis, simulation models for other MMC topologies can be developed. This will help in analysing future HVDC grids, which might include different MMC topologies. Using the same approach, MMC real-time simulation models can be developed. This not only provides the additional benefit of studying its real-time performance, but is also useful in developing large dc networks for stability or hardware-in-the-loop (HIL) studies.

In this thesis, only symmetrical monopole HVDC systems were developed. There are a number of asymmetric bipole HVDC systems currently in execution phase and the proposed MMC models can be used to develop such systems too. Additionally, MTDC systems and HVDC grids having both symmetrical monopoles and asymmetric bipoles should be developed and studied, comprised of future dc grid will surely have both. One more aspect of interest is the investigation of new protection algorithms for such systems.

Lightning performance of MMC-based HVDC systems is also a topic which needs more attention as until now very little research has been done in this area. Lightning analysis of MMC-based HVDC systems with overhead lines is especially, important in deciding the dc-side insulation levels of the system.

List of Symbols

N :	Number of submodules per valve-arm
N_R :	Number of redundant submodules per valve-arm
N_F :	Number of faulty submodules per valve-arm
C :	Submodule capacitance
L :	Valve-arm inductance
R :	Valve-arm resistance
C_{arm} :	Valve-arm capacitance
V_d :	Pole-to-pole dc-link voltage
v_{cu}^Σ :	Sum capacitor voltage for upper valve-arm
v_{cl}^Σ :	Sum capacitor voltage for lower valve-arm
v_c :	Individual submodule capacitor voltage
n_{arm} :	Insertion index
n_u :	Insertion index for upper valve-arm
n_l :	Insertion index for lower valve-arm
i_s :	Output current

i_u : Upper valve-arm current

i_l : Lower valve-arm current

i_{diff} : Circulating current

i_c : Branch current

i_{ch} : Charging current

List of Acronyms

CM:	Continuous model
DEM:	Detailed equivalent model
DM:	Detailed model
EMF:	Electromotive force
EMT:	Electromagnetic transient
FPGA	Field programmable gate array
HIL:	Hardware-in-the-loop
HVAC:	High-voltage ac
HVDC:	High-voltage dc
IGBT:	Insulated-gate bipolar transistor
LCS:	Load commutation switch
MMC:	Modular multilevel converter
MOV:	Metal oxide varistor
MTDC:	Multiterminal HVDC system
NSCC:	Negative sequence current control

PCC:	Point of common coupling
PIR:	Pre-insertion resistance
PWM:	Pulse-width modulation
ROW:	Right of way
UFD:	Ultra-fast disconnecter
VSC:	Voltage-source converter

Bibliography

- [1] N. B. Negra, J. Todorovic, and T. Ackermann, “Loss evaluation of HVAC and HVDC transmission solutions for large offshore windfarms,” *Electric Power Systems Research*, vol. 76, pp. 916–927, Jul. 2006.
- [2] M. P. Bahrman and B. K. Johnson, “The abcs of HVDC transmission technologies,” *IEEE Power and Energy Magazine*, vol. 5, no. 2, pp. 32–44, Mar. 2007.
- [3] N. Flourentzou, V. Agelidis, and G. Demetriades, “VSC-based HVDC power transmission systems: An overview,” *IEEE Trans. Power Electron.*, vol. 24, no. 3, pp. 592–602, Mar. 2009.
- [4] P. Bresesti, W. Kling, R. Hendriks, and R. Vailati, “HVDC connection of offshore wind farms to the transmission system,” *IEEE Trans. Energy Convers.*, vol. 22, no. 1, pp. 37–43, Mar. 2007.
- [5] A. Lesnicar and R. Marquardt, “An innovative modular multilevel converter topology suitable for a wide power range,” in *Proc. IEEE Bologna Power Tech Conference*, vol. 3, Jun. 2003.
- [6] J. Dorn, H. Huang, and D. Retzmann, “Novel voltage-sourced converters for HVDC and FACTS applications,” in *Cigrè Symposium*, Osaka, Japan, Nov. 2007.
- [7] B. Gemmel, J. Dorn, D. Retzmann, and D. Soerangr, “Prospects of multilevel VSC technologies for power transmission,” in *Proc. IEEE Transm. and Dist. Conf. and Expo.*, Apr. 2008.
- [8] S. Allebrod, R. Hamerski, and R. Marquardt, “New transformerless, scalable modular multilevel converters for HVDC-transmission,” in *Proc. IEEE Power Electron. Specialists Conf.*, Jun. 2008.
- [9] S. Debnath, J. Qin, B. Bahrani, M. Saeedifard, and P. Barbosa, “Operation, control, and applications of the modular multilevel converter: A review,” *IEEE Trans. Power Electron.*, vol. 30, no. 1, pp. 37–53, Jan. 2015.

- [10] L. Ångquist, A. Antonopoulos, D. Siemaszko, K. Ilves, M. Vasiladiotis, and H.-P. Nee, "Open-loop control of modular multilevel converters using estimation of stored energy," *IEEE Trans. Ind. Appl.*, vol. 47, no. 6, pp. 2516–2524, Nov. 2011.
- [11] T. Modéer, S. Norrga, and H.-P. Nee, "Loss comparison of different sub-module implementations for modular multilevel converters in HVDC applications," *European Power Electron. and Drives Journal*, vol. 22, no. 3, pp. 32–38, 2012.
- [12] S. P. Teeuwsen, "Simplified dynamic model of a voltage-sourced converter with modular multilevel converter design," in *Proc. IEEE/PES Power Systems Conf. and Expo.*, Mar. 2009.
- [13] U. Gnanarathna, A. Gole, and R. Jayasinghe, "Efficient modeling of modular multilevel hvdc converters (MMC) on electromagnetic transient simulation programs," *IEEE Trans. Power Del.*, vol. 26, no. 1, pp. 316–324, Jan. 2011.
- [14] S. Rohner, J. Weber, and S. Bernet, "Continuous model of modular multilevel converter with experimental verification," in *Proc. IEEE Energy Conversion Cong. and Expo.*, Sep. 2011.
- [15] J. Peralta, H. Saad, S. Denetiere, J. Mahseredjian, and S. Nguefeu, "Detailed and averaged models for a 401-level MMC-HVDC system," *IEEE Trans. Power Del.*, vol. 27, no. 3, pp. 1501–1508, Jul. 2012.
- [16] J. Xu, C. Zhao, W. Liu, and C. Guo, "Accelerated model of modular multilevel converters in PSCAD/EMTDC," *IEEE Trans. Power Del.*, vol. 28, no. 1, pp. 129–136, Jan. 2013.
- [17] H. Saad, J. Peralta, S. Denetiere, J. Mahseredjian, J. Jatskevich, J. Martinez, A. Davoudi, M. Saeedifard, V. Sood, X. Wang, J. Cano, and A. Mehrizi-Sani, "Dynamic averaged and simplified models for MMC-based hvdc transmission systems," *IEEE Trans. Power Del.*, vol. 28, no. 3, pp. 1723–1730, Jul. 2013.
- [18] D. Siemaszko, A. Antonopoulos, K. Ilves, M. Vasiladiotis, L. Ångquist, and H.-P. Nee, "Evaluation of control and modulation methods for modular multilevel converters," in *Proc. IEEE Power Electron. Conf. (IPEC)*, Jun. 2010.
- [19] A. Antonopoulos, L. Ångquist, and H.-P. Nee, "On dynamics and voltage control of the modular multilevel converter," in *Proc. 13th European Power Electron. and Appl. Conf. (EPE)*, Sep. 2009.
- [20] B. Jacobson, P. Karlsson, G. Asplund, and T. Jonsson, "VSC-HVDC transission with cascaded two-level converters," in *Cigrè Session*, Osaka, Japan, Nov. 2008.

- [21] G. Konstantinou, M. Ciobotaru, and V. Agelidis, "Effect of redundant submodule utilization on modular multilevel converters," in *Proc. IEEE International Conf. on Ind. Tech. (ICIT)*, Mar. 2012.
- [22] G. Konstantinou, J. Pou, S. Ceballos, and V. Agelidis, "Active redundant submodule configuration in modular multilevel converters," *IEEE Trans. Power Del.*, vol. 28, no. 4, pp. 2333–2341, Oct. 2013.
- [23] J. Häfner and B. Jacobson, "Proactive hybrid HVDC breakers—a key innovation for reliable HVDC grids," *Cigrè Symposium*, Sep. 2011.
- [24] *PSCAD X4 User's Guide*, Manitoba Research Centre, Canada.
- [25] D. Van Hertem, M. Ghandhari, J. B. Curis, O. Despuys, and M. Andree, "Protection requirements for a multi-terminal meshed DC grid," in *Cigrè Symposium*, Bologna, Italy, Sep. 2011.
- [26] C. Franck, "HVDC circuit breakers: A review identifying future research needs," *IEEE Trans. Power Del.*, vol. 26, no. 2, pp. 998–1007, Apr. 2011.
- [27] Y. Wang and R. Marquardt, "Future HVDC-grids employing modular multilevel converters and hybrid dc-breakers," in *Proc. 15th European Conf. on Power Electron. and Appl. (EPE)*, Sep. 2013.

