been demonstrated between 100 – 300 GHz [38], [39], achieving data-rates up to 120 Gb/s. Led by the demands of the digital IC market, scaling of traditional CMOS transistors has also pushed their operation into the THz region [40], [41], [42]. Although individual device performance cannot match their III-V counterparts, CMOS circuits open new usage scenarios due to their affordability and potential complexity [43]. Novel architectures and spatial combining of densely-packed devices, be they CMOS or SiGe, make such technologies highly-suited for use in sensing and imaging [44]. By combining HBTs and CMOS, high-performance THz front-ends with integrated digital circuitry are also possible [45], [46].

Any system incorporating active devices must provide three core capabilities: a suitable packaging environment, a transmission medium for RF interconnection and external connections to supply bias voltages, control signals, etc. Waveguides are the transmission medium of choice in THz systems, as planar transmission lines suffer from prohibitively high losses at such frequencies [17]. Interconnection of ICs to waveguides is achieved using external or integrated coupling structures. External E-plane probes fed by bond-wires [47] require compensation techniques [48] and suffer from poor repeatability above 100 GHz. Flip-chip mounting [49] introduces an additional ground plane which affects any guiding structures in the MMIC, requiring co-design of MMIC and package; an external waveguide coupling structure is also needed. Out-of-plane interconnects [50], [40] are impractical to assemble and require complex multi-layer architectures. Integrated structures, such as a dipole antennas [51] and E-field probes [52] are significantly more compact, without sacrificing performance. E-plane transitions impose constraints on chip size; laser dicing [53] or chemical etching [28], [54] of non-rectangular dies and alternative designs requiring precision machining [55] allow these to be overcome but are not suitable for industrial scale use.

THz waveguides typically use split-block designs, whereby components are split into multiple parts, each fabricated by CNC milling. In a waveguide system, the packaging environment is traditionally formed by the body of the split-blocks, while all other connections are made heterogeneously. The high cost of such components greatly limits the potential applications of THz technology and is regarded as the primary bottleneck preventing its wide-spread adoption [56]. A variety of alternative THz waveguide and packaging technologies exist, as outlined in Table I, which summarises the key performance metrics. For high-volume applications, the chosen technology must be affordable, repeatable and compatible with industrial processes. Although low-cost, LTCC components [4] suffer from large fabrication tolerances and high insertion loss, while the limited ceramic sheet thickness requires stacking of multiple layers. The same is true of SU-8 [1], which can only be accurately applied to a certain thickness. Polymer-based approaches, including SU-8, 3D-printing [8] and injection moulding [6], are inherently hindered by their low thermal conductivity, particularly at THz frequencies, where DC-RF conversion efficiencies are low. Injection moulding can produce low-cost components offering good performance [6] but suffers further from restrictions in aspect ratio and demoulding defects [18]. Feature sizes and tolerance levels are dependent on the initial master, necessitating the use of CNC milling or silicon-micromachining. 3D-printing of metals [9] is hindered by high tolerances and poor feature sizes. The serial nature of such processes, along with CNC milling, prevents scaling to high-volumes. Silicon-micromachining [17] is currently the most appealing alternative, offering high uniformity, small feature sizes, suitable thermal capabilities and outstanding surface roughness [57]. Existing micromachining techniques and infrastructure enable batch production, with billions of silicon-micromachined components in use today. Vertically-stacked silicon-micromachined packages in [58], [59] utilised thin active devices (≤ 25 µm), which are both too costly and overly fragile for volume manufacturing. This work seeks to merge SiGe MMICs with silicon-micromachined waveguides for the first time to realise low-cost, volume-manufacturable THz devices and systems. As a first step towards complete systems, we present a new system integration and packaging concept based on silicon-micromachined components, which allows for the creation of DC, RF and IF networks in a single homogeneous medium. A novel in-line H-plane MMIC to waveguide transition forms the interconnection between the two media. Fabrication and assembly processes compatible with industrial tools and infrastructure are developed. The focus on industrial scale processes and techniques is a move away from the classical approach to waveguide components and systems. Such a shift is necessary to support the unforeseen expansion of THz technology and its applications.

Table I: THz Packaging and Waveguide Technologies

<table>
<thead>
<tr>
<th>Technology</th>
<th>Refs</th>
<th>Cost</th>
<th>Feature Size</th>
<th>Tol.</th>
<th>Scalability</th>
<th>λ (W/mK)</th>
<th>Reconfig.</th>
<th>DC/RF Routing</th>
<th>IL (dB/mm)</th>
</tr>
</thead>
<tbody>
<tr>
<td>SU-8</td>
<td>[1], [2]</td>
<td>Low</td>
<td>&lt;1 µm</td>
<td>10 µm [1]</td>
<td>Medium</td>
<td>0.2 – 0.3 [3]</td>
<td>Hetero.</td>
<td>Hetero.</td>
<td>0.03 – 0.05</td>
</tr>
<tr>
<td>Injection Moulding</td>
<td>[6]</td>
<td>Low</td>
<td>&gt;1 µm</td>
<td>0.7</td>
<td>High</td>
<td>0.1 – 0.5 [7]</td>
<td>Hetero.</td>
<td>Hetero.</td>
<td>0.018 – 0.02 [8]</td>
</tr>
<tr>
<td>3D Printing</td>
<td>[8], [9]</td>
<td>Medium</td>
<td>&gt;10 µm</td>
<td>&gt; 10 µm</td>
<td>Low</td>
<td>0.12 – 0.24 [10]</td>
<td>Hetero.</td>
<td>Hetero.</td>
<td>0.014 – 0.018 [12]</td>
</tr>
</tbody>
</table>

1 Homo.: homogeneous; hetero.: heterogeneous. 2 Measured waveguide insertion loss, 220 – 330 GHz. 3 Mean of values in Table II. 4 Dependent on method of patterning. 5 Material shrinkage. Additional tolerances dependent on patterning. 6 Mean of values in Fig. 18. 7 Dependent on master, material, aspect ratio, etc. [18]. 8 Non-filled polymers. 9 Dependent on printer, material, nozzle, etc. 10 Typical machineable metals/alloys. 11 At high-volume scale.
II. THz MICROSYSTEM CONCEPT

The novel approach to THz systems, herein referred to as THz microsystems, is conceptually illustrated in Fig. 1, which shows a fully micromachined waveguide diplexer front-end with integrated MMICs, DC and LO/IF routing. The integration platform consists of two separate silicon-micromachined components, each fabricated in a silicon-on-insulator (SOI) wafer, bonded together to form all necessary biasing, signal routing and waveguide networks. Unlike existing solutions, the package is thus composed of a single homogeneous medium. Heterogeneous interconnection between MMIC and waveguide is provided by an in-line H-plane transition (Section III). This transition permits usage of MMICs of width equal to that of the waveguide, overcoming the limitations of traditional E-plane designs. The non-galvanic nature of the interconnect removes the need for any such connection at RF frequencies. As all features lie in the H-plane of the waveguide, vertical stacking of multiple layers and through-substrate waveguides are eliminated. Insertion of the MMIC is uncomplicated, as the waveguide is open-ended and the system is not enclosed inside a metallic block. Standard bond wires are used to connect all other DC or low-frequency circuitry to the MMICs. The thickness of the SiGe MMIC (180 µm) allows it to be handled by automated assembly tools. All other components are also compatible with such tools. Compatibility with industrial fabrication and assembly processes enables volume production of complete microsystems.

Waveguides remain a key part of many THz systems, despite significant progress in silicon-based system-on-chip (SOC) solutions (Section I). Practical transceiver systems require channel-selection filters with high stop-band rejection. Such filters are only possible in high-Q transmission media, preventing on-chip integration. To this end, THz transceivers often incorporate a separate waveguide filter [60]. The increased free-space path loss at THz frequencies and limited gain of on-chip antennas makes them best suited for short-distance scenarios, where their compactness is of value. On-chip electronic tuning in phased-array systems also allows for beamforming, albeit with limited antenna gain. High-gain antennas are required to overcome the increased path-loss in medium- and long-distance applications, such as wireless backhaul. This requires the use of external waveguide or lens antennas which must be interfaced with the rest of the system.

The proposed integration concept provides the low-loss of waveguide technology along with the compactness of silicon-micromachined components and packaging. The low insertion loss of the double H-plane split micromachined waveguide [17] allows passive components with very high Q [61] to be realized in the package itself. Corporate feed antenna arrays with high gain [62] and other state-of-the-art passive components [63] are also enabled by the low insertion loss. High-aspect-ratio co-planar-waveguide structures [16] can also be implemented, providing low RF and ohmic losses for feeding and biasing networks. Re-configurability through integrated RF MEMS components [15] enables the creation of tunable, compact systems with this approach. The planar nature of the platform allows multiple ICs to be integrated on a single homogeneous carrier in this manner. An open waveguide interface connects the system to an antenna or other waveguide components, further increasing integration. Although initially designed for D-band frequencies (110 – 170 GHz), all micromachined components of the concept are highly scalable, extending its applicability to frequencies bey-
A H-plane transition also allows one to double the width of the MMIC, greatly increasing its potential complexity. H-plane transitions utilising stepped impedance transformations [64] or folded waveguides [65] are precluded due to their complex fabrication and assembly. The transition is realized in a commercial, production-qualified SiGe BiCMOS technology (Infineon BHFC11). It was recently utilised to measure the output power of a D-band transmitter implemented in the same process [66].

The BHFC11 process offers \( f_t, f_{\text{max}} \) of 250 GHz/400 GHz, a breakdown voltage of \( BV_{CEO} = 1.5 V \) [37] and six metal layers in its back-end-of-line (BEOL). The metal layers are separated by silicon dioxide (\( \varepsilon = 4 \)) and silicon nitride (\( \varepsilon = 6 \)) intermediate layers of thicknesses up to 2.6 \( \mu m \). By stacking layers M1-M4 and using M6 (the topmost layer) to form a microstrip line, a slot radiator structure can be implemented, as shown in Fig. 2a. Capacitive coupling of the E-field to the waveguide top and bottom walls transfers energy from

III. MMIC - WAVEGUIDE TRANSITION DESIGN

In silicon-based IC technologies, metal fill-factor design rules prevent the use of classical chip-to-waveguide transitions unless filling structures are used to achieve process compliance. To overcome this issue, we propose a novel in-line MMIC-to-waveguide transition, comprising of an on-chip slot radiator mounted in the waveguide’s H-plane, as illustrated in Fig. 2. This allows for metal filling and substrate doping requirements to be adhered to across the entire chip, providing a packaging solution suitable for high-volume IC technologies.

Fig. 2: (a), (b) MMIC to waveguide transition diagram. (c) The transition’s simulated E-field distribution. The direction of propagation is \( y \).

Fig. 3: Simulated S-parameters of the single-ended MMIC to waveguide transition. (a) The nominal S-parameters are indicated by the dashed traces. Shaded areas indicate the standard deviation of \( S_{11}, S_{21} \) given \( \pm 10 \mu m \), \( x \), \( y \) and \( \pm 10^\circ \) offsets. (b) Influence of the MMICs position in the \( z \)-axis on its performance.

[Figures and diagrams are not included here but are referenced in the text.]
the MMIC to the waveguide. A partial waveguide backshort formed by the silicon platform on which the MMIC is placed reduces undesired back-radiation. The platform also places the slot radiator in the required z-position inside the waveguide. Fig. 2c shows the coupling between MMIC and waveguide. A parametric analysis in Ansys HFSS was performed to optimize the transition, seeking to minimize its insertion loss while achieving maximum bandwidth. The process back-end was represented by a single 6.3 µm thick layer with a permittivity of 4 in all simulations. Substrate conductivity was set to 6.67 S/m, with a thickness of 180 µm. The slot radiator was fed by a 2 µm thick microstrip line on top of the MMIC substrate. This microstrip line was in turn connected to GSG probe pads and a model of the relevant probe tips. A waveguide port was used to excite the required mode in the probe tips. The simulated transition exhibits an average insertion loss of 5.6 dB with return loss greater than 10 dB across the entire D-band (Fig. 3a).

The sensitivity of the transition to positional tolerances was analysed to determine its compatibility with automated assembly procedures. MMIC positional offsets up to ±10 µm in x-, y-directions and in-plane (xy) rotation up to ±10° were simulated, using 10 evenly distributed samples for each parameter. The combined standard deviation of its insertion loss (±0.02) and return loss (±0.0225) is plotted in Fig. 3a. The transition is largely insensitive to any offset within these ranges. Out-of-plane positional tolerance of 0 – 30 µm in the z-direction was also investigated. The transition is most sensitive to its position in the z-axis, as seen in Fig. 3b. This informed the design and implementation of the semi-automated assembly process, described in Section V-B.

Much of the insertion loss of the transition is due to dielectric loss in the thick silicon substrate, as concluded from a loss analysis (Table II). Simulation of the transition with a lossless substrate reveals that substrate dielectric loss accounts for 1.2 dB of the transition’s overall insertion loss. Backwards radiation from the slot antenna, visible in Fig. 2c, contributes an additional 0.8 dB of loss. This value was determined by simulation of the transition with a complete waveguide backshort in place of the partial one. Additional back-radiation occurs in the substrate, the effect of which is included in the substrate’s dielectric loss. Ohmic losses in the microstrip feed line (0.7 dB) and CPW pads (0.2 dB) further degrade the transition’s performance. The remaining 2.3 dB can be attributed to numerous other factors including mode matching between antenna and waveguide. The effect of loading the waveguide with the lossy MMIC substrate was examined by simulating the nominal transition after a increase/decrease in MMIC width by 30 %. A significant increase in insertion loss occurs when the MMIC is widened (Fig. 4), reaffirming that substrate loss is the primary loss mechanism. Minimal change occurs when the width is reduced. As such, arbitrary chip sizes, up to a point, can be used without drastically altering the transition’s performance, providing significant design freedom. The transition’s loss could be reduced by incorporating additional structures to block back-radiation from the MMIC (such as a bed-of-nails [67]), using a thinner substrate or, alternatively, a BEOL with increased resistivity. A BEOL permitting through-silicon-vias would allow for an on-chip backshort to be implemented, eliminating energy leakage into the substrate and any excited substrate modes.

### IV. MICROSYS TEM FABRICATION

#### A. Fabrication of Micromachined Components

All micromachined components are fabricated following [17], using silicon-on-insulator wafers patterned via deep reactive ion etching (DRIE). The main process steps are illustrated in Fig. 5. Two distinct wafer configurations, Wafer 1 and Wafer 2, are used, providing design flexibility. Both wafers have a 100 µm thick device layer (DL). Wafer 1’s buried oxide (BOX) layer is 1 µm thick, while its handle layer (HL) is 350 µm thick. The corresponding values for Wafer 2 are 2 µm and 390 µm, respectively. The DL of Wafer 1 acts as the platform structure required to place the MMIC in the correct z-axis position. Precise control of this parameter is achieved by using low-tolerance SOI wafers (±2 µm). The large “pocket” etch in Wafer 1 accommodates a reciprocal piece from Wafer 2 (Fig. 5c). Fiducial marks for alignment of the MMIC are also etched in this layer. The pocket structure consists of a large open area, in contrast to the fiducial

<table>
<thead>
<tr>
<th>Mechanism</th>
<th>Contribution to overall loss</th>
</tr>
</thead>
<tbody>
<tr>
<td>Reflection Loss</td>
<td>0.5 dB</td>
</tr>
<tr>
<td>Substrate Dielectric Loss</td>
<td>1.2 dB</td>
</tr>
<tr>
<td>Radiation Loss</td>
<td>0.8 dB</td>
</tr>
<tr>
<td>Ohmic Loss (MS line, CPW pad)</td>
<td>0.9 dB</td>
</tr>
<tr>
<td>Other 1</td>
<td>2.3 dB</td>
</tr>
<tr>
<td><strong>Total 2</strong></td>
<td><strong>5.6 dB</strong></td>
</tr>
</tbody>
</table>

1 Mode mismatch in transition, finite ground plane conductivity, etc.
2 Mean loss across the entire band.
Fig. 5: Fabrication process flow diagram. (a) Layer stack of the SOI wafers, detailing device (DL), buried oxide (BOX) and handle layer (HL) thicknesses, (b) DRIE processing of each wafer (c) Cross-sectional profiles after metallisation and assembly. The direction of propagation is y.

Fig. 6: SEM images of (a) a corner of the pocket structure in Wafer 1 and (b) delamination occurring post thermo-compression bonding of Wafer 1 to Wafer 2.

B. Assembly of Micromachined Components

The micromachined components are bonded together using thermo-compression bonding at 200 °C. The pressure applied during bonding must be controlled to avoid damage to the membrane structure in the DL of Wafer 2. Self-alignment by the pocket structure etched in Wafer 1 greatly simplifies assembly. Typical assembly procedures for micromachined components require manual manipulation and precision vernier scales [58], [68]. A 5 µm assembly margin eases insertion of Wafer 2 into the pocket in Wafer 1 (Fig. 5c). Following successful assembly the MMICs must then be placed. Two different procedures for doing so, one manual and one semi-automated, were developed. These are described in detail in Section V. Automated assembly of the micromachined components is also possible: the fiducial marks in each wafer facilitate alignment. This approach was not tested here, however. Fig. 5c provides cross-sectional views of a complete single-ended transition.

C. Delamination of Thermo-Compression Bonded SOI Wafers

Thermally grown oxide hard masks are used to define all features, with thicknesses between 2 – 3 µm. Growth of thick thermal oxide layers creates a large strain in the substrate on which they are grown. Each silicon layer is sandwiched between two oxide layers of differing thickness; one being the SOI’s BOX layer, the other an oxide mask. Wafer 2’s BOX layer is removed following DRIE (Fig. 5b), creating a force imbalance in its DL due to strain from the oxide mask [14]. This causes the membrane structure to deflect. The magnitude of the deflection is dependent on the thickness of the oxide and that of the layer itself. Residual strain can be released when pressure is applied during bonding, shattering Wafer 2. Bending of Wafer 2 also places strain on...
the bonding interface between the wafers, pulling them apart. If the adhesion strength of this interface is insufficient the two layers will delaminate (Fig. 6b). Electrically, this corresponds to a gap between the side and bottom walls of the waveguide, preventing proper operation. An initial Wafer 2 DL thickness of 30 µm resulted in large numbers of broken devices. Chips with an area of 1.9 cm × 3.8 mm with four etched waveguide structures deflected by up to 18.5 µm after Au deposition (Fig. 7), as measured via a Veeco Wyko white-light interferometer. Removal of all oxide layers prior to metallisation releases any strain in the wafers, reducing this deflection to a maximum of 0.3 µm. Deflection of 2.8 µm in the opposite direction was recorded post thermo-compression bonding. Enlarging the DL thickness to 100 µm increases the spring constant of the membrane by a factor of \((100/30)^3 = 37\), greatly limiting the possible deflection and eliminating all delamination issues. Both of these solutions were used for the prototype devices presented here.

V. MICROSYSTEM ASSEMBLY

A. Manual Assembly

For initial proof-of-concept verification, three back-to-back prototype devices were fabricated and assembled, following Section IV. To complete the modules, the required SiGe MMICs were mounted on the device layer of Wafer 1 and secured in place. Positioning of the MMICs was performed manually, using probe needles for manipulation. Alignment was facilitated by the fiducial marks etched into the wafer’s surface. Soluble epoxy was used to fixate the MMICs, allowing for removal and re-placement if necessary. Positional accuracy of the order of ±10 µm was achieved. An image of a prototype back-to-back module, containing three back-to-back transitions with a waveguide section in between, is shown in Fig. 8. The RF performance of this module is reported in Section VI.

Table III: Semi-automated MMIC assembly positional/rotational tolerances

<table>
<thead>
<tr>
<th>MMIC</th>
<th>(\Delta x (\mu m))</th>
<th>(\Delta y (\mu m))</th>
<th>(\Delta z (\mu m))</th>
<th>(\Delta \theta_x (^\circ))</th>
<th>(\Delta \theta_y (^\circ))</th>
<th>(\Delta \theta_z (^\circ))</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>1</td>
<td>1.1</td>
<td>1.1</td>
<td>0.19</td>
<td>0.29</td>
<td>0.28</td>
</tr>
<tr>
<td>2</td>
<td>1</td>
<td>2</td>
<td>3.4</td>
<td>0.07</td>
<td>0.08</td>
<td>0.09</td>
</tr>
<tr>
<td>3</td>
<td>2</td>
<td>1.8</td>
<td>2.7</td>
<td>0.04</td>
<td>0.13</td>
<td>0.42</td>
</tr>
<tr>
<td>4</td>
<td>1.95</td>
<td>2.6</td>
<td>2.95</td>
<td>0.21</td>
<td>0.04</td>
<td>1.53</td>
</tr>
<tr>
<td>Mean</td>
<td>1.49</td>
<td>1.88</td>
<td>3.14</td>
<td>0.13</td>
<td>0.14</td>
<td>0.58</td>
</tr>
</tbody>
</table>

B. Semi-Automated Assembly

Following initial verification of the MMIC to waveguide transition, a specialised assembly procedure using semi-automated die bonding tools (Finetech Femto) was developed. The process, illustrated in Fig. 9, begins with alignment and thermo-compression bonding of the micromachined waveguide parts (Section IV-B). A known volume of conductive epoxy (Loctite Ablestik 8177) is then applied to the MMIC’s target location by the bond head of a die-bond tool. The MMIC is picked up by the bond head and moved to its nominal position. The \(z\)-position of the MMIC during alignment requires careful control; it must be positioned without touching either the epoxy or the waveguide. Alignment to the fiducial marks etched in wafers 1 and 2 is achieved using computer vision software. Once aligned, the MMIC is pressed into the epoxy. The die-bonder holds the MMIC in its target position during temperature ramping and curing of the epoxy, prohibiting movement due to shrinkage. This process is repeated until the module is complete.

Application of a known, repeatable volume of epoxy is crucial, as it affects the \(z\)-position of the MMIC. This parameter has a large influence on the MMIC-waveguide transition, as Fig. 3b highlights. Its tolerance must be tightly controlled to...
Fig. 10: White-light interferometry scan of MMIC 2, following semi-automated assembly. Positional tolerances for each MMIC are listed in Table III.

ensure repeatability; epoxy thickness tolerance of 1 µm was achieved. A target height of 10 µm above the Wafer 1’s DL was used throughout. Wetting of the epoxy occurs due to the heat applied by the bond head. The applied volume of epoxy must cover the MMIC’s bottom surface while avoiding epoxy wetting inside the waveguide itself. Suitable volumes were ascertained through a series of preliminary experiments.

A further two back-to-back devices were assembled using this procedure. Their measured S-parameters are detailed in Section VI. To determine the accuracy and repeatability of the assembly process, the final position of each MMIC was analysed using a white-light interferometry. This information is tabulated in Table III. All four MMICs were within ±3.5 µm and ±1.5° of their nominal position and orientation, respectively. Thermal expansion during epoxy curing causes the z-position of the bond head to drift from its initial position, resulting in a slightly greater z-axis tolerance than the 1 µm achieved upon initial epoxy deposition. Three-dimensional scans (Fig. 10) reveal the flatness of the MMIC relative to the waveguide. An SEM image of a single back-to-back device assembled using this procedure is shown in Fig. 11.

VI. RF CHARACTERIZATION

The RF performance of the proposed MMIC-waveguide transition was determined using standard S-parameter measurements. Initial verification was performed on the manually assembled module (Section V-A), containing back-to-back structures with waveguides of three different lengths (L1 = 3.4 mm, L2 = 3.9 mm, L3 = 4.9 mm). CPW probes (Cascade Infinity) were used to feed the microstrip line in layer M6 of the MMIC. Calibration was performed at the probe tips using a commercial calibration substrate (GGB CS-15 SOLT). The measured S-parameters of a single L1 device are plotted in Fig. 12. The insertion loss of the back-to-back structure is between 10 – 16 dB. Its 3 dB bandwidth is 25 GHz (17 %, 135 – 160 GHz), centred at 148 GHz, with an in-band ripple of 1 dB. Return loss at both ports is very similar and is 5 dB or greater across the band. Given that the insertion loss of the micromachined waveguide at D-band is between 0.008 – 0.016 dB/mm [61], its contribution to the total insertion loss is negligible. The 300 µm long microstrip feed line has a measured insertion loss of 2 – 3 dB/mm, while the CPW probe pads add an additional 0.2 dB loss. As such, the insertion loss per transition in the passband is approximately 4.2 – 5.5 dB, as plotted in Fig. 12. The measured device exhibits a frequency downshift as compared to simulations (Fig. 12). This discrepancy may be due to inaccuracy in the simulation model (Section III) or the sidewall angle of the micromachined waveguide. The spike in both return and insertion loss at 125 GHz is likely due to the presence of substrate modes in the MMIC. Additional simulations showed
Table IV: Packaged Silicon-Based IC to Waveguide Transitions

<table>
<thead>
<tr>
<th>Ref.</th>
<th>Freq. (GHz)</th>
<th>Topology</th>
<th>Min. IL (dB)</th>
<th>Min. RL (dB)</th>
<th>∆f_{3dB} (%)</th>
</tr>
</thead>
<tbody>
<tr>
<td>[4]</td>
<td>300</td>
<td>Vertical, backshort</td>
<td>4</td>
<td>5</td>
<td>13</td>
</tr>
<tr>
<td>[69]</td>
<td>400</td>
<td>Vertical, patch antenna</td>
<td>5</td>
<td>10</td>
<td>10</td>
</tr>
<tr>
<td>[70]</td>
<td>110 – 170</td>
<td>Bond-wire</td>
<td>2.2</td>
<td>10</td>
<td>40</td>
</tr>
<tr>
<td>This Work</td>
<td>110 – 170</td>
<td>H-plane, slot antenna</td>
<td>4.2</td>
<td>5</td>
<td>17</td>
</tr>
</tbody>
</table>

that this behaviour is independent of waveguide length but is suppressed following a reduction in MMIC length. The performance of the transition is benchmarked against other relevant transitions for use in packaging of silicon-based circuits in Table IV.

All five back-to-back devices, with waveguides of varying lengths, were characterised in this manner, allowing their sensitivity to fabrication and assembly tolerances to be analysed. The collated measurement results are plotted in Fig. 13. No correlation between the insertion loss and the waveguide length was found. As the devices were co-fabricated, any variance in their performance can be attributed to the MMIC, assembly process and probe position. The difference in electrical length between L1-L3 is visible from the measured phase response, which is largely linear across the entire band (Fig. 13d). For communication applications, the resulting group delay is also of interest. The average passband group delay is represented by the dashed line.

Fig. 13: Measured S-parameters of five different back-to-back modules of varying length (L1 = 3.4 mm, L2 = 3.9 mm, L3 = 4.9 mm), assembled using both the manual and semi-automatic assembly procedures. (a) S_{11}, (b) S_{22} and (c) S_{21}. Each unique device is represented by a single trace. The standard deviation of the measurement results is indicated by the shaded area. The mean is indicated by the dashed traces. (d) Measured phase response of the five modules and (e) their mean group delay. The average passband group delay is represented by the dashed line.

that this behaviour is independent of waveguide length but is suppressed following a reduction in MMIC length. The performance of the transition is benchmarked against other relevant transitions for use in packaging of silicon-based circuits in Table IV.

All five back-to-back devices, with waveguides of varying lengths, were characterised in this manner, allowing their sensitivity to fabrication and assembly tolerances to be analysed. The collated measurement results are plotted in Fig. 13. No correlation between the insertion loss and the waveguide length was found. As the devices were co-fabricated, any variance in their performance can be attributed to the MMIC, assembly process and probe position. The difference in electrical length between L1-L3 is visible from the measured phase response, which is largely linear across the entire band (Fig. 13d). For communication applications, the resulting group delay is also of interest. The mean group delay for all five samples $\tau_d$, plotted in Fig. 13e, has a passband ripple of 20 ps. The low standard deviation of the S-parameters, plotted in Fig. 13, indicates that the fabrication and assembly processes developed here are highly repeatable and thus suitable for industrial scale applications.

VII. CONCLUSION

This paper presented a new concept for the integration of industrial-grade SiGe MMICs with silicon-micromachined waveguide components, herein referred to as THz microsystems. All components of the THz microsystem concept are compatible with existing industrial tools and automated manufacturing processes, enabling future commercialisation of such systems. Two SOI wafers are bonded together to form the micromachined waveguide, all other electrical networks and the mechanical integration platform, providing a complete packaging solution for THz systems. A novel MMIC to waveguide transition suitable for commercial silicon IC processes...
was implemented, using a slot radiator mounted in the H-plane of the waveguide. The transition is the first in-line H-plane MMIC to waveguide transition reported to date. Its measured insertion loss is 4.2 – 5.5 dB between 135 – 160 GHz, while its return loss is greater than 5 dB. Specialised assembly procedures were developed to permit semi-automatic assembly of complete THz microsystem modules. These procedures utilise industrial die-bond tools to accurately place the MMIC in its required position and eliminate the need for manual handling. Assembled devices show excellent repeatability, with all MMICs within ±3.5 µm, ±1.5° of their nominal position and orientation. As such, the proposed transition and assembly procedure are suitable for large-scale industrial use. The repeatable RF performance of prototype devices re-affirms the suitability of this approach.

While initially demonstrated here at D-band, the proposed concept is well suited for scaling to higher frequencies. As the dimensions of the micromachined waveguide decrease a corresponding reduction in MMIC volume is expected. However, although the waveguide height is constrained, waveguide width can be freely scaled up to twice its nominal value (avoiding TE_{01} excitation), providing additional volume for MMIC integration. Substrate thinning of the corresponding MMIC may reduce the transition’s insertion loss while also facilitating integration. If large MMICs are to be integrated they may extend beyond the bounds of the waveguide. Additional structures, such as substrate vias or PMCs, could be used to create artificial waveguide walls/backshorts (c.f. Section III), preventing signal leakage. The reduction in lateral and transverse dimensions at higher frequencies will simplify fabrication of the micromachined components.

The use of standard bond-wire interconnects to feed IF and LO signals to the MMIC (Fig. 1) restricting the potential transceiver architectures and frequency schemes suitable for use with this concept. In [66], the authors demonstrate a complete D-band transmitter based on the proposed integration scheme, which utilises IF/LO frequencies of 6 and 21 GHz, respectively, far below the cut-off frequency of bond-wire interconnects, which have been demonstrated above 100 GHz [48]. IF frequencies above the cut-off of the bond-wires should be avoided. The use of moderate IF and LO frequencies eases the requirements of both the baseband and oscillator hardware, which is valuable in systems applications. On-chip frequency multipliers, such as the sextupler in [66], permit the use of relatively low LO frequencies. Frequency multipliers with larger multiplication factors may be necessary when upscaling the proposed approach beyond 300 GHz. This may require MMICs of increased complexity and size and may also limit the phase noise performance of the packaged components. Alternatively, higher frequency LO signals generated on a separate MMIC could then be fed to the main transceiver MMIC via the transition proposed here.

ACKNOWLEDGEMENT

The authors would like to thank Cecilia Aronsson for her help fabricating the prototypes and Finetech Gmbh for assistance with the assembly of the prototype modules. This work has received funding from the Swedish Foundation for Strategic Research Synergy Grant Electronics SE13-007, the European Research Council (ERC) under the European Union’s Horizon 2020 research and innovation programme (grant agreement No 616846) and the European Union’s Horizon 2020 research and innovation programme under grant agreement No 644039 (M3TERA). This research made use of scikit-ff, an open-source Python package for RF and Microwave applications.

REFERENCES


**Bernhard Beuerle** (S’16) received his diploma degree in electrical engineering from the Dresden University of Technology, Dresden, Germany, in 2010. Since 2014 he is with the Department of Micro and Nanosystems at the KTH Royal Institute of Technology, Stockholm, Sweden, where he currently pursues a PhD in microsystem technology with the focus on RFMEMS components and systems for the submillimeter-wave frequency range.

**Adrian Gomez-Torrent** (GS’18) was born in Artaiaín, Spain, in 1990. He received the B.Sc. and M.Sc. degrees from the Public University of Navarra (UPNA), Pamplona, Spain, in 2014. From 2013 to 2017, he was with the Antennas and Microwave Components Groups, UPNA, where he was involved with microwave passive devices and silicon micromachining for RF/THz components. Since 2017, he has been with the Department of Micro and Nanosystems, KTH Royal Institute of Technology, Stockholm, Sweden. His research interests include silicon micromachining for microwave and sub-THz passive waveguide components, antennas, and switching networks for beam-steering applications.

**Umer Shah** (S’09–M’14) was born in Bannu, Pakistan, in 1981. He received the B.S. degree in engineering from the Ghulam Ishaq Khan Institute of Engineering Sciences and Technology, Topi, Pakistan, in 2003, the M.Sc. degree in wireless engineering from the Technical University of Denmark, Kgs. Lyngby, Denmark, in 2007, and the Ph.D. degree in microsystem technology from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2014. Since May 2014, he has been a Postdoctoral Researcher with the Micro and Nanosystems Group, KTH Royal Institute of Technology. He has authored or co-authored more than 30 reviewed papers. His research focuses on RF MEMS-based filters, phase shifters, matching circuits, and antennas. Dr. Shah was the recipient of the Best Student Paper Award presented at the Asia-Pacific Microwave Conference 2010, Yokohama, Japan. He was also the recipient of the 2014 IEEE MTT-S Graduate Fellowship Award for his research activities.

**Yinggang Li** was born in Shaanxi, China, in 1958. He received his M.Sc. degree in theoretical physics from the Northwestern University, Xian, in 1985, and his Ph.D. degree from the Institute of Theoretical Physics, Gothenburg, Sweden, in 1993. He was a Postdoctoral Research Fellow with Iowa State University, Iowa, the USA from 1993-1995. Since 1996, he has been a senior researcher with Ericsson Research, Ericsson AB, Sweden. He has authored/co-authored more than 50 reviewed research papers and is the inventor/co-inventor to 7 patents. Dr. Li served as Editorial Board member to the Proceedings of European Microwave Association (2004-2008), the TPC member to the European Microwave Conference (2005-2009), and the Steering Committee member to IEEE-ICC Backhaul/Fronthaul Workshop (2015) and to the Swedish Microwave Days (since 2011). In addition to technical specialist, his job role includes also project management in both internal Ericsson and external projects such as EU research programs. At present, his main research interest is in millimeter-wave circuits, modules and sub-systems, targeting for high data-rate wireless links application using frequencies towards 300 GHz.
Herbert Zirath (M’86–SM’08–F’11) was born in Göteborg, Sweden, on March 20, 1955. He received the M.Sc and Ph.D. degree in electrical engineering from Chalmers University, Göteborg, Sweden, in 1980 and 1986, respectively. From 1986 to 1996 he was a researcher at the Radio and Space Science at Chalmers University, engaged in developing a GaAs and InP based HEMT technology, including devices, models and circuits. In the spring-summer 1998 he was research fellow at Caltech, Pasadena, USA, engaged in the design of MMIC frequency multipliers and Class E Power amplifiers. He is since 1996 Professor in High Speed Electronics at the Department of Microtechnology and Nanoscience, MC2, at Chalmers University. He became the head of the Microwave Electronics Laboratory 2001, MC2, at Chalmers University. At present he is leading a group of approximately 40 researchers in the area of high frequency semiconductor devices and circuits. His main research interests include MMIC designs for wireless communication and sensor applications based on III-V, III-N, Graphene, and silicon devices. He is author/co-author of more than 560 refereed journal/conference papers, h-index of 41, and holds 5 patents. He is research fellow at Ericsson AB, Göteborg, Sweden, leading the development of a D-band (110-170 GHz) chipset for high data rate wireless communication. He is a co-founder of Gotmic AB, Göteborg, Sweden, a company developing highly integrated front-end MMIC chip-sets for 60 GHz and E-band wireless communication.

Joachim Oberhammer (M’06–SM’12) was born in Brunico, Italy, in 1976. He received the M.Sc. degree in electrical engineering from the Graz University of Technology, Graz, Austria, in 2000, and the Ph.D. degree from the KTH Royal Institute of Technology, Stockholm, Sweden, in 2004. He was a Postdoctoral Research Fellow with Nanyang Technological University, Singapore, in 2004, and with Kyoto University, Japan, in 2008. Since 2005, he has been leading radio-frequency/microwave/terahertz micro-electromechanical systems research at KTH; an Associate Professor with KTH since 2010; and a Professor in microwave and THz microsystems with KTH since 2015. He was a Guest Researcher with Nanyang Technological University, in 2007 and with the NASA Jet Propulsion Laboratory, Pasadena, CA, USA, in 2014. He has authored or co-authored more than 100 reviewed research papers and holds 4 patents. Dr. Oberhammer was the recipient of an award by the Ericsson Research Foundation, a grant by the Swedish Innovation Bridge, and a scholarship by the Japanese Society for the Promotion of Science, in 2004, 2007, and 2008, respectively. The research work he is heading received six Best Paper Awards (five of which at IEEE conferences) and four IEEE Graduate Fellowship Awards (by the IEEE MTT-S and by AP-S) since 2009. He served as a TPRC member of IEEE Transducers 2009 and 2015, the IEEE International Microwave Symposiums 2010–2016, IEEE Micro Electro Mechanical Systems 2011 and 2012, and IEEE Radio and Wireless Week 2015 and 2016. He has been a Steering Group member of the IEEE MTT-S and AP-S Chapters Sweden since 2009. In 2013, he received an ERC Consolidator Grant by the European Research Council. Since 2014, he has been a Steering Group member of the Young Academy of Sweden.