Energy-Aware Coarse Grained Reconfigurable Architectures Using Dynamically Reconfigurable Isolation Cells

OZAN ZEKİ BAĞ

Master's Degree Project
Stockholm, Sweden 2012

TRITA-ICT-EX-2012-249
Acknowledgements

I would like to thank my family, all of my friends and to Bella for the great support through not only for my thesis, but also for the whole time I spent in Sweden.

I appreciate Professor Ahmed Hemani to give this opportunity to work in such a novel project. Special thanks to my supervisor PhD candidate Syed Mohammad Asad Hassan Jafri for his patient guidance and valuable information that he shared with me and I will remember for the rest of my career. Moreover, thanks to PhD candidate Nasim Farahini for great advice.
Abstract

This thesis presents a self adaptive power management system to improve energy efficiency of coarse-grained reconfigurable architectures (CGRAs). CGRAs can host multiple applications on a single platform. Moreover, a single application may have multiple versions which have different degree of parallelism (fully serial, partially serial, fully parallel etc.). Selection of the optimum application version depends on runtime conditions such as resource availability on the platform. A traditional worst case design to satisfy its specifications results in undesirable power efficiency. Existing solutions to this problem offer costly hardware to mainly employ dynamic voltage and frequency scaling (DVFS). We propose exploiting reconfiguration of available resources on CGRA. Our solution makes use of dynamically reconfigurable isolation cells (DRICs) instead of dedicated hardware. We also introduce autonomous parallelism, voltage and frequency selection (APVFS) to realize DVFS functionality and to select the optimum version. Three applications are used for simulations, namely; matrix multiplication, finite impulse response filter (FIR) and fast Fourier transform (FFT). Results show that up to 72 % and 55 % power and energy can be saved respectively. Synthesis of the fabric shows considerable reduction in area overheads compared to existing designs employing DVFS.
Contents

1 Introduction ........................................................................................................................................9
   1.1 Related work ..........................................................................................................................11
   1.2 Contributions ........................................................................................................................13

2 Globally Ratio synchronous Locally Synchronous Design .................................................................14
   2.1 GALS vs. mesochronous (Two branches of GnS) ................................................................14

3 Dynamically Reconfigurable Resource Array ...................................................................................16
   3.1 mDPU ......................................................................................................................................18
   3.2 Registerfile ..............................................................................................................................18
   3.3 Switchbox ...............................................................................................................................18
   3.4 Sequencer ...............................................................................................................................20
   3.5 DRRA Design Flow and Application Setup ............................................................................20
   3.6 The MANAS tool ..................................................................................................................21
   3.7 Design Folder Tree Structure ...............................................................................................22
   3.8 Design Process Steps ..............................................................................................................22
      3.8.1 DRRA Resource Allocation .........................................................................................23
      3.8.2 DRRA DVFS Implementation .....................................................................................23
      3.8.3 Synthesis ......................................................................................................................23
      3.8.4 Power Results Extraction ............................................................................................24

4 Design and Implementation .............................................................................................................25
   4.1 Clock Generation Unit .............................................................................................................26
   4.2 Voltage Control Unit ...............................................................................................................26
   4.3 Power Management Intelligence ............................................................................................27
      4.3.1 Dynamically Reconfigurable Isolation Cells (DRICs) ....................................................28
      4.3.2 Registerfile Instruction Generation ................................................................................28
      4.3.3 Multicasting Support .....................................................................................................30
      4.3.4 Autonomous Parallelism Voltage and Frequency Selection (APVFS) .........................31
5 Results...........................................................................................................................................33
   6.1. Formal Evaluations.................................................................................................................33
   6.2. Simulations...............................................................................................................................34
       6.2.1. Overhead Analysis...........................................................................................................38
6 Conclusions and Future Work........................................................................................................40
Appendix............................................................................................................................................41
   A. mDPU Instruction........................................................................................................................41
   B. Register File Instruction..............................................................................................................42
   C. Switchbox Connect Instruction..................................................................................................43
   D. Delay Instruction.......................................................................................................................44
   E. DVFS RTL Source Code.............................................................................................................45
   F. Matrix Multiplication Configware.............................................................................................47
   H. Synthesis and Power Analysis Script........................................................................................48
References...........................................................................................................................................50
List of Figures

2.1 GRLS design

3.1 DRRA fabric
3.2 Switchbox connectivity area
3.3 DRRA design flow
3.4 Design folder tree structure

4.1 DVFS infrastructure in DRRA
4.2 Clock generation unit (CGU)
4.3 Voltage control unit (VCU)
4.4 Per-core DVFS for best effort power management
4.5 Generation of sequencer code from regulation algorithm
4.6 Multicast configuration
4.7 APVFS algorithm

5.1 Energy reduction graphical representation
5.2 Power reduction graphical representation
5.3 Area overhead comparison
5.4 Power overhead comparison
List of Tables

5.1 Voltage frequency pairs
5.2 Power and energy simulation results
5.3 Reduction in power and energy
## List of Abbreviations

<table>
<thead>
<tr>
<th>Abbreviation</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>FPGA</td>
<td>Field Programmable Gate Array</td>
</tr>
<tr>
<td>CGRA</td>
<td>Coarse Grained Reconfigurable Architecture</td>
</tr>
<tr>
<td>DRRA</td>
<td>Dynamically Reconfigurable Resource Array</td>
</tr>
<tr>
<td>DVFS</td>
<td>Dynamic Voltage and Frequency Scaling</td>
</tr>
<tr>
<td>DRIC</td>
<td>Dynamically Reconfigurable Isolation Cell</td>
</tr>
<tr>
<td>RTM</td>
<td>Run Time Resource Manager</td>
</tr>
<tr>
<td>CGIR</td>
<td>Compact Generic Intermediate Representation</td>
</tr>
<tr>
<td>GRLS</td>
<td>Globally Ratio Synchronous Locally Synchronous</td>
</tr>
<tr>
<td>GnS</td>
<td>Globally-non-Synchronous</td>
</tr>
<tr>
<td>GALS</td>
<td>Globally Asynchronous Locally Synchronous</td>
</tr>
<tr>
<td>PMU</td>
<td>Power Management Unit</td>
</tr>
<tr>
<td>VCU</td>
<td>Voltage Control Unit</td>
</tr>
<tr>
<td>CGU</td>
<td>Clock Generation Unit</td>
</tr>
<tr>
<td>mDPU</td>
<td>morphable DataPath Unit</td>
</tr>
<tr>
<td>MAC</td>
<td>Multiply and AAdcumulate</td>
</tr>
<tr>
<td>AGU</td>
<td>Address Generation Unit</td>
</tr>
<tr>
<td>RTL</td>
<td>Register Transfer Level</td>
</tr>
<tr>
<td>MANAS</td>
<td>MANuel ASsembly</td>
</tr>
<tr>
<td>PCB</td>
<td>Printed Circuit Board</td>
</tr>
</tbody>
</table>
Chapter 1

Introduction

The complexity of electronic systems has increased continuously since the introduction of first integrated circuits. Since 1965, Moore's law accurately formulated the increase in complexity. Moore's law states that; the number of transistors which can be placed on the same size of logic die doubles approximately every two years [1]. This concept is known as technology scaling. Today, few billions of transistors can be placed on a cm² die and in the future it will be even more [2]. When electronic circuits were first proposed by mid-20th-century, power consumption of the integrated circuits was lower and heat dissipation was easier to handle. The reason is, although a single transistor was larger and consuming more power compared to today's transistors, speed of the circuits was lower due to physical constraints on transistor size, lowering the switching activity and the total power consumption.

Power consumption and heat dissipation have become today's fundamental challenges to further increase the performance and computational power. This force is driving the industry to figure out new ways of power management. Some applications such as multimedia processing and telecommunication consume more power than the others due to handling vast amounts of data in a repetitive fashion. Reconfigurable hardware architectures provide the flexibility of adapting different applications on the same device and also possibilities of parallelization for both data handling and power consumption techniques. That is why, exploration of new power management methods in reconfigurable hardware architecture is of great interest.

Reconfigurable hardware devices allow data manipulation in different levels. Granularity is defined as the level of manipulation in terms of the number of bits that can be manipulated by the programmer. The most widely used reconfigurable architectures are Field Programmable Gate Arrays (FPGAs), enabling one single bit manipulation of data. Coarse Grained Reconfigurable Architectures (CGRAs) provide operator level manipulation of functional blocks, word level datapaths, and yet they are very area efficient compared to FPGAs.

Also, compared to fine-grained architectures, CGRAs enjoy massive reduction of configuration memory and configuration time, as well as considerable reduction in routing and placement allocation. All of these aspects also result in a potential reduction of the total
energy consumed per computation at the cost of a loss in flexibility compared to bit-level operations. To present the benefits that CGRAs enjoy over fine grained reconfigurable architectures, a lot of work has been done on improving the architecture, mapping applications, increasing reliability and optimizing power consumption [3] in CGRAs, which will be discussed in related work section.

CGRAs are composed of many computational resources such as algorithmic logic units (ALUs), multipliers, dividers etc. These resources result in excessive power consumption in CGRAs. With such resources available, modern CGRAs can accommodate multiple applications running simultaneously on a single platform. Potentially, different applications require different workloads and performance. Besides that, same outputs can be achieved with different versions of the same application (serial, parallel, partially-parallel designs etc.). The optimum version of the application at a given time instance is highly dependent on runtime conditions, such as available resources. Yet, this information cannot be predicted during compile time. A traditional worst case approach would result in lower performance and increased power consumption. Because, the platform would be to configured handle the biggest deviations.

This thesis work addresses power management challenges in CGRAs. Proposed methods achieve Dynamic Voltage and Frequency Scaling (DVFS) with late-binding. This concept will be referred as late-binded dynamic voltage and frequency scaling with support for multiple versions (LDV) from here on, which can be interpreted as a power intelligence as well. Proposed LDV methods make use of a compile time generated profile to select optimum voltage, frequency and the available version of the application and dynamically adjust these parameters during run-time. To realize LDV concept, there are challenging factors such as voltage switching overheads, synchronization overheads between the partitions working with different frequencies and etc.

In this thesis work, main focus will be reducing the synchronization overhead, originating from power hungry buffers, used to ensure safe communication between blocks running at different frequencies [4].

Proposed method makes use of dynamically reconfigurable isolation cells (DRICs) to ensure safe communication between different frequency islands on the chip, rather than using
dedicated buffers. DRICs reduce the synchronization overhead by reconfiguring one of the existing resources to act as an isolation cell, eliminating the need for additional buffers (implemented in ASIC). To overcome memory requirements, we present an autonomous parallelism, version and frequency selection algorithm (APVFS). APVFS has the role of run-time behavior observation over the system and share this information with the mapper.

Depending on the available resources, potential parallelization options and specified deadlines, mapper can chose the optimum voltage-frequency-application version triplet. This method requires only a single profile to be stored.

To host the applications and proposed LDV method, CGRA architecture called Dynamically Reconfigurable Resource Array (DRRA) that was developed in KTH is used. Please refer to Chapter 3 for the detailed explanation of this fabric. We have synthesized the architecture using 65 nm multi Vdd technology. Running many practical applications (FFT, FIR, Matrix multiplication) shows a significant reduction in power and energy consumption, 72%, 55% reduction respectively.

1.1 Related work

Both optimum configuration selection and DVFS overhead handling (using reconfiguration) are of interest for this thesis work, therefore, recent work from both areas are reviewed. DVFS has been an area of extensive research in recent years for system on chip design[6]. Existing research focuses on improving DVFS algorithms to reduce the energy consumption (mostly software based) and minimizing the overheads of DVFS architecture itself. Due to scope of this thesis, only the most prominent works focusing on minimizing DVFS overheads using reconfiguration are reviewed. Liang et al [7] proposed the use of reconfigurable links to reduce the overheads imposed by the FIFOs in the synchronizers for NoCs. Amir et al [6] presented a similar structure for the network on chips. The reconfigurable links are able to bypass the FIFOs if two cells are operating at same frequency. Both of these two methods require dedicated reconfigurable buffers and the reconfiguration is only used to minimize the timing overhead. Yang et al [7] proposed a method to apply dynamic voltage scaling for reconfiguration in reconfigurable hardware. Wrap processor [8] monitors the program at runtime and creates appropriate hardware structure for computation intensive parts. The fast execution of certain parts creates idle slacks. The voltage is later scaled to take advantage of these idle slacks. We use dynamic mapping of the isolation cells inspired from this method.
The difference is that we focus on reconfiguration to reduce synchronization overheads. We rely on a faster (parallel) implementation for generation of time.

A technique capable of taking advantage of the reconfiguration features of modern reconfigurable architectures is missing. In CGRA domain, only software based solutions have been presented [9], [10] without any reference to the underlying architecture involved. Nollet [11] presented a good review of runtime resource managers (RTMs). Traditionally, the RTMs were provided with only one implementation per application considering the worst case [12]. Abbas [13] explored the possibility of dynamically shifting between 2 versions of an application, at runtime. Couvreur [14] presented a two phase method for optimal application mapping, in terms of energy. The work was later improved in [15] by providing multiple criteria for selection of optimal versions. However, this method incurs prohibitive memory requirements and therefore limit the versions that can be stored. Moreover, this method relies on profiling all versions with all frequencies causing excessive memory requirements and slowing the runtime mapping selection of mapping. Asad et al [16] presented a method to significantly reduce the storage overheads of two phase method by storing multiple configurations as a compact customizable representation. In this paper we use the Compact Generic Intermediate Representation (CGIR) inspired from this work and present criteria for runtime unraveling of the code.

1.2. Contributions

This thesis work has three major contributions;

- The proposed method significantly reduces the memory requirements and the performance of runtime resource managers,
- Implementation of low latency DVFS using rationally related frequencies,
- APVFS algorithm to autonomously select the application version with high energy efficiency,
- An enabling control and management layer which serves to realize the above concepts.
Chapter 2

Globally Ratio Synchronous Locally Synchronous Design (GRLS)

Fully synchronous design style has advantages such as simplicity in the design flow, time to market, availability of reliable design and test tools. However, with technology scaling, the need for alternative solutions has increased. Despite this need, asynchronous design tools did not develop as much as synchronous design tools [17]. Globally-non- Synchronous (GnS) design style offers the transition in the industry between fully synchronous and full asynchronous designs. In GnS scheme, sub modules of the a design stay synchronous working at the same clock frequency. However, different modules can work in different clock frequencies. The communication between the cells with different operating frequencies is usually handled using custom built synchronizers, if there is data transfer needed. This thesis work offers a reconfigurable solution for the communication rather than a custom built solution.

2.1. GALS vs. mesochronous (Two branches of GnS)

Globally Asynchronous Locally Synchronous (GALS) and mesochronous design styles constitute two main branches of GnS design with mesochronous design being a subset of GALS design [21-23]. In mesochronous design, all the modules in a particular design, work at the same frequency, whereas the phase difference between the modules is unknown. In GALS systems, all the modules can run at different frequencies, also no assumption is made on phase alignment. Mesochronous designs may take the advantage of relatively simpler synchronizers for phase alignment, however they cannot perform DVFS functionality due to modules working at the same frequency. GALS systems can achieve high efficiency of DVFS functionality where more complex communication interfaces are needed. This comparison is a tradeoff between the two systems. It is really hard to claim that one design style is superior over the other one because the choice depends on parameters such as low area, low cost, higher power efficiency, physical layer characteristics of the underlying hardware etc. which may well differ from each other.
Globally Ratio Synchronous Locally Synchronous (GRLS) design was recently introduced to build high performance multiclock systems [24-25]. This concept requires the sub modules of the design to have rationally related clock frequencies and no phase alignment assumption is taken. Since different communicating applications are mapped close to each other, for this work, we assume the clocks to be phase aligned. Having rationally related operating frequencies for different modules provides low latency while taking the advantage of DVFS functionality. Therefore, GRLS design offers an intermediate solution between GALS and mesochronous systems within GnS approach.

In our energy aware power management system solution for CGRA systems, synchronizers for data communication are realized by dynamically reconfiguring available resources and DVFS is realized by inserting power management units (PMUs) implemented in ASIC. In that sense, this thesis work is a good representation of hardware software co-design style. Observe figure 2.1 for GRLS design below.

In the example design, crystal oscillator feeds the chip with \( f_e \), central VCGU unit sets the desired frequency and local VCGU units further divide or multiplying the frequency of the sub modules. \( N_1 \) and \( N_2 \) have a common multiple so that the frequency is rationally related for the different partitions on the chip.
Chapter 3

Dynamically Reconfigurable Resource Array (DRRA)

DRRA is a Coarse Grained Reconfigurable Architecture designed in KTH for multiple, radio and multimedia applications with the focus of digital signal processing. There are three main concepts of DRRA, namely:

- Minimized data travel via sliding window concept,
- Reconfigurable and programmable architecture for reuse and different applications,
- Tolerance for manufacturing variations.

DRRA has the key principle that it deploys small, simple, agile pools of resources for computation, storage and interconnection. These pools can be customized during runtime depending on the application needs.

The pools are logically and physically a cluster of resources. Once the data in fed into the fabric, it stays in the memory the logic is moved. This "move the logic, not the data" approach eliminates the infrastructure overheads and performance inefficiencies which are caused by shared resources such as storage elements and interconnects.

DRRA fabric has a function library employing several useful functions and templates. Programmer can use the pre-defined instruction set to create a readable configware. Automatic code generator converts this configware into corresponding sequencer program.

Manufacturing variations in deep sub-micron geometries might create a yield problem and also might have the probability of hardware failure. If a process variations compensation system is implemented, DRRA with its regular topology and its principle of pool of resources, may avoid this problem by isolating failed and out-of-range performance resources. Furthermore, with its reconfigurable and programmable architecture, DRRA can easily cope with changes of specifications by modifying higher level software programmes.
In physical layer, the resource pools offered by DRRA translates into morphable datapath units (mDPUs), register files, switchboxes and sequencers. All the resources are integrated as a regular and seamlessly connected fabric on the logic die, as demonstrated in figure 3.1. The fundamental resource in the DRRA is *DRRA cell*. DRRA cells can be allocated as many as needed, under the restriction of the specifications. The physical positioning of the DRRA cells are realized as rows and columns. Figure 3.1 depicts a 2x7 fabric. One single DRRA cell is consists of one mDPU, one registerfile, one sequencer and two switchboxes. Top right square in the figure illustrates a single DRRA cell and components within. Different DRRA cells are connected by a seamless, sliding window, circuit-switched interconnect fabric. Please refer to switchbox component part for further information on this concept in section 3.3.

![Figure 3.1: DRRA Fabric](image)
3.1. mDPU

The computational unit in a DRRA cell is the mDPU. This unit has four 16-bits signed inputs and two 16-bits signed outputs. mDPU inputs may take complex values. Two input pairs can be used to represent two complex numbers, and the output pair can present the complex output. The mode of operation of the mDPU is set via configware, such as complex addition, multiplication, multiply and accumulate (MAC operation) etc. The programmer may choose one of the modes, please refer to Appendix A for mDPU instruction details. Once the mode of the mDPU instruction is loaded into the sequencer and executed, the mDPU will work in the same mode until it is changed later in the application dynamically or until it is configured for some other application.

3.2. Registerfile

The register file in a DRRA cell has 64 words depth and 16 bits word length. Two read and two write ports are implemented. The address generation unit (AGU) in register file is capable of performing circular buffered, vectorised and bit reversed addressing which are common practices in digital signal processing. This feature has a great advantage while handling applications such as Fast Fourier Transform (FFT). Read and write operations in register file can be increasing or decreasing from the starting address. Loops can be formed in configware for read and write operations. The read and write operations can be set with an initial delay and can be executed at a specific time during the application. Any combination of the two read and two write ports might be used simultaneously providing parallelism opportunities. Register file operations are specified via configware produced by the programmer. Parameters such as start address, end address, linear addressing, initial delay etc. can be set. Please see Appendix B for the details.

3.3. Switchbox

Switchbox is the component providing connections in DRRA c. Switchboxes are located in the intersections of the horizontal and vertical busses in the DRRA fabric as depicted in figure 3.1, where vertical busses represent the input lines, vlines, and horizontal busses represent the output busses, hb-mDPU and hb-reg.

The input and outputs of the switchboxes are connected to vertical and horizontal busses, so that switchbox can connect different components. To see available instructions and parameters, please refer to Appendix C switchbox connect instruction details.
As depicted in figure 3.2., DRRA fabric offers a seamless sliding window, for inter-cell communication. Components in a single DRRA cell may be connected to other DRRA cells' components 3 hops away columnwise and rowwise. This architecture enables a 7x7 grid of cells communication without any extra interface rather than switchboxes. The advantage of this system is reduced communication overhead delay and reduced power consumption for communication within the local connectivity area.

### 3.4. Sequencer

Each DRRA cell as depicted in figure 3.1 has a sequencer block controlling the mDPU, register file and switch boxes in the cell. Sequencer can provide conditional or counter based looping and branching options, with the availability of 256 words program memory. All the instructions decoded from configware are executed in the sequencer. Therefore, programming the DRRA actually means programming the functionalities in the sequencer. The configware includes the instructions for mDPU, register file and the switch boxes.
After the execution, sequencer will send the corresponding instructions to the specific components. The programmer may only manipulate components within a specific DRRA cell. Therefore, different configware is needed for different DRRA cells.

However, hierarchical control signals are implemented in sequencer instructions, providing communication between different sequencers so that more complex tasks might be accomplished.

3.5. DRRA Design Flow and Application Setup

Designing a project on DRRA can be represented as a two step process. Firstly, the physical design step and secondly application mapping. According to physical specifications such as area, speed, power consumption, the physical designer may allocate any number of DRRA cells. According to the functional specifications, software designer can design the algorithms for the applications with the available instructions and DRRA library to produce a configware. This configware is an assembly like sequence providing instructions the sequencers. After the configware is produced by the programmer, a hardware compiler configures the DRRA according to this configware. At this point, the design is at register transfer level (RTL) and if there are any violations on the design specifications, the programmer or the physical designer may modify the configware or physical allocation.

![DRRA design flow diagram](image)

**Figure 3.3: DRRA design flow**
After the adjustment, the design is simulated again to verify to the specifications as well as functionality. If RTL level verification is successful, then gate level synthesis takes place. Gate level simulation is done afterwards for further verification and if there are any violations, modifications takes place again. Please see the design flow chart above.

3.6. The MANAS Tool

MANual ASsembly (MANAS) is a software tool developed in KTH for translating configware produced by the programmer into VHDL testbenches. In this section, details of the folders involved in MANAS tool will be revealed. Please refer to project folder tree structure in section 3.6. to see the folders involved in MANAS tool under configware.

- bin, the executable bin file;
- cfg, includes global constants needed to generate final test benches;
- seq, includes sequencer configwares in the form of seqN.txt files where N denotes the DRRA cell number;
- output, contains the final test benches in 4 versions, namely;
  - tb_test_non_mem RTL.vhd;
  - tb_test_memRTL.vhd;
  - tb_test_non_mem gatelevel.vhd;
  - tb_test_mem_gatelevel.vhd.

Four testbenches cover the cases of RTL or gate level and with or without SRAM. RTL level testbenches are used before the synthesis of the fabric. Gate level versions are used to test the design after the synthesis. Versions with SRAM support provide testing of the memory block if implemented. All four testbenches essentially the same functionality by inserting the instructions into the sequencers;

- instructions, includes the templates of the sequencer instructions;
- vhdl_sections, contains the templates of the four possible output test benches.

After providing seqN.txt files in seq folder, bin file is executed to automatically generate the testbenches. No argument is needed for the executable file but root authentication may be required. Depending on the memory requirements of the system, sample_data.vhd containing initial information on SRAM content can be provided as well. In this thesis, no SRAM is used for the applications, instead register files within DRRA cells are used as memory elements which will be explained in applications section in detail.
3.7. Design Folder Tree Structure

The folder structure above contains all the files used and generated throughout the project. Library file contains TSMC 65nm multi Vdd library for the synthesis. Configware contains the MANAS tool and applications within the project. Power scripts contains Synopsys Design Vision scripts for both logic synthesis and power reporting. Value change dump (.vcd) and switching activity interchange format (.saif) contains the switching activity for the generated logic level netlists after Modelsim simulation of the different applications used for power analysis in this thesis work. For details, please refer to applications section. Power reports contains the final results.

3.8. Design Process Steps

This section of the thesis explains the process steps to reach the power results which are mentioned in the results section. This section includes DRRA resource allocation, DRRA DVFS implementation, synthesis and power results extraction respectively.
3.8.1. DRRA resource allocation

- Source code for the DRRA fabric is included within Fabric folder, please observe folder tree structure in figure 3.4 for this section.
- A new project is created under Modelsim,
- Within the RTL source code, drra_types_n_constants_std_logic.vhd file contains the constant used for the whole project. Among those constants, COLUMNS and ROWS integer parameters represent how many rows and columns will be formed. To have the appropriate number of DRRA cells, these parameters are adjusted. 2x7 for example would result in a 14 cells architecture.
- Once the cell number is determined, the fabric becomes ready to be programmed in RTL level.

3.8.2. DRRA DVFS Implementation

- Under RTL folder, cgu_ozan.vhd file contains RTL code DVFS implementation.
- To implement DVFS circuitry, top level DRRA fabric needs to be modified as well.
- Extra signals introduced to implement DVFS functionality can be found under signal declaration in the top level commented as power signals.

3.8.3. Synthesis

- Synthesis script for Synopsys Design Compiler is included in Appendix G, important steps will be mentioned here.
- Firstly the paths for the synthesis libraries are included in the script.
- The paths are for the RTL codes involved in the design are set for analysis.
- Then the design is elaborated.
- Clock is created and frequency is set.
- False path rst_n is set because, critical path does not depend on reset signal.
- Power domain is created and supply voltage set.
- The synthesis takes place with compile command.
- After synthesis is completed, logic level netlist is stored for power analysis and standard delay format (.sdf) file is stored containing delay information of the standard cells.
• Please note that, for the design to be successfully tested, the inputs and outputs ports of the RTL modules in the design should be in std_logic type. Otherwise generated netlist and .sdf file will have unexpected information.

3.8.4. Power Results Extraction

• Once .sdf file and logic level netlist are generated with design compiler, they are added to the project under Modelsim. .sdf file can be added under Simulate tab in Modelsim. Once start simulate is hit, SDF tab can be seen. It is important that Disable SDF Warnings and Reduce SDF Errors to Warning checkboxes are checked.

• Testbenches produced by MANAS tool are added to the project to test the applications. All the files are compiled and simulated without optimization. Simulation time scale is adjusted to picoseconds under simulation options in modelsim.

• Value chain dump (.vcd) file contains the information on the switching activity of the design under test for a specified time period. This file is essential for accurate power estimation. A sample set of commands under Modelsim console can be used to store .vcd files:
  o run xxx ns
  o vcd file PATH/filename.vcd
  o vcd add -r tb_name/*
  o run xxx ns
  o quit –f

• After .vcd files are stored for the applications with different levels of parallelism for different operating voltages and frequencies, Design Compiler is used again to extract power results. To achieve that, .vcd files must be converted to switching activity interchange format (.saif) file for Design Compiler. Refer to Appendix G.

• Finally the netlist and .saif files are read in power is reported with report_power command.
Chapter 4

Design and Implementation

A power management system has been built on top of DRRA by introducing a globally ratio synchronous locally synchronous (GRLS) wrapper around every cell. Please see figure 4.1 below. The wrapper is used to ensure safe communication between nodes and to enable dynamic frequency and voltage scaling (DVFS) Please see Appendix E for DVFS functionality source code. The access point to provide the power services is given by the Power Management Unit (PMU), which uses Voltage Control Unit (VCU) and Clock Generation Unit (CGU) to control the voltage and the clock frequency, respectively, in each node. To support such fine-grained power islands, the NoC infrastructure adopts globally ratiochronous locally synchronous (GRLS) clocking (Chabloz and Hemani, 2010). In particular, all clocks on the chip run at frequencies which are submultiples of a certain $f_H$. This restriction achieves a significant simplification in the implementation of synchronizes with low latency and overhead. Synchronizing registers (4 flip-flops per data line) are used between two different clock regions to reduce metastability, as suggested in (Chabloz and Hemani, 2010). Note that $V_s$ and $f_s$ in the figure selected voltage and selected operating frequency respectively.

![Figure 4.1: DVFS infrastructure in DRRA](image-url)
4.1. Clock Generation Unit

For frequency scaling, we have used GRLS *Frequency Regulation System* (FRS) inspired from [20]. GRLS requires the frequencies of all local clocks to be *rationally-related*. Two or more frequencies are said to be rationally related if they are all submultiples of a common number, $N_c$. The hardware used for the frequency regulation system is shown in Figure 4.2 below. Once CGU receives selected clock from voltage control unit, it sets the output frequency with components counter, comparator and toggle FF. Note that comparator includes additional logic for duty cycle management which is not included in the simplified block diagram and it supports 1 to 15 division values of the input clock.

![Clock Generation Unit (CGU)](image)

Figure 4.2: Clock generation unit (CGU)

4.2. Voltage Control Unit

The limitations of fixed supply voltage systems are recognized in literature and per-module voltage scaling has been proposed as an efficient alternative to address these limitations [25]. GRLS employs quantized supply voltage levels, i.e. multiple global supply voltages are generated on-chip or off-chip in a *Central Voltage Control Unit* (CVCU) and distributed throughout the chip using parallel supply voltage distribution grids.
In every module, a *Local Voltage Control Unit* (LVCU) is inserted containing PMOS power switches and the logic necessary to drive them. The power switches select one of the global supply voltages as the local supply voltage for the module. This allows quantized voltage regulation. In the figure, central VCU, which can be placed off-chip as well, powers the distribution grid with quantized voltage levels. Depending on the system requirements, $n$ rails can be formed and distributed. For this work, 2 operating voltages were set as 1.32V and 1.1V. As depicted in the figure, local VUCs select $V1$ and $V2$ as their local operating voltages. In physical layer, this grid is realized as parallel multiple voltage rails with PMOS power switches beneath.

![Figure 4.3: Voltage control unit (VCU)](image)

### 4.3. Power Management Intelligence

Figure 4.4 demonstrates the power intelligence system. The control unit for the system resides in Leon3 processor as a high level software control layer for DRRA fabric. The loader in the figure has the role of interfacing AHB bus and DVFS circuit within each DRRA cell. DVFS circuit itself is a passive element in the design. Meaning that it waits inputs from the processor to change the frequency and voltage levels for particular DRRA cells.
Power intelligence scheme has four main functions, namely:

- Loading the configware from the configuration memory;
- Adjusting the configware to generate DRICs;
- Forming different frequency regions;
- Performing per cell DVFS algorithm.

![Diagram showing Leon 3, Configware, Loader, and DRRA](image)

Figure 4.4: Per-cell DVFS for best effort power management with run-time performance monitoring

4.3.1. Dynamically Reconfigurable Isolation Cells (DRICs)

Dynamically reconfigurable isolation cells can be formed during runtime. Rather than implementing power hungry buffers to interface different frequency and voltage islands, a single DRRA cells can be programmed with an automatically generated configware depending on the initial application. At runtime, a soft binary of DRIC is stored. A DRIC can be placed anywhere on the fabric. DRICs are formed before the formation of different voltage regions. When it is detected that some regions have different operating frequencies, DRIC command is executed by the Leon3 processor.

4.3.2. Registerfile Instruction Generation

Once the DRICs are generated according to islands on the fabric with different operating frequencies, they need to be programmed for GRLS communication interface. Algorithm 1 below represents the regulation algorithm to determine the instructions.
A quick observation on algorithm 1 below will reveal that, depending on the different rationally related frequencies, send and wait sequence for data transfer will repeat itself, please see the example below. Function 1 finds the minimum period that send and wait statements will repeat as a sequence.

In a sense, the control code on Leaon3 processor translates into a data flow control after these the function 1 and algorithm 1 are run, therefore, the translation to data flow control is a two step process. Calculating the minimum number of instruction with function 1 is particularly important as a first step because, number of instructions to be loaded into the DRICs determines how much the device will stay in idle state for programming.

In the generated sequence, a zero translate into a wait statement and one determines when the transmitter should send data. Zeros and ones are stored as "seq" and configware is generated according to this sequence using a look up table. If the sequence code is zero, a delay instruction generated and placed in the DRIC, if the sequence code is one then a refi (register file read write) instruction is generated and placed. For refi and delay instruction details please see Appendix D and E respectively. Each of these instructions are executed once and the sequence continues.

\[ P = \min (N_r, N_t / HCF, N_r / HCF) \]  

```
1. Data: N_r, N_t
2. Result: Array containing minimum sequence that needs to be stored
3. initialization;
4. P = \min (N_r, N_t / HCF, N_r / HCF);
5. if N_r \leq N_t then
6.    send = 1;
7. else
8.    for i from 0 to P do
9.        if c > N_r - N_t then
10.           send = 1;
11.          c = c - (N_r - N_t);
12.        else
13.           send = 0;
14.           c = c + N_t;
15.       end
16.       sendseq[i] = send;
17. end;
18. end;
```

Algorithm 1: Regulation algorithm
**Example sequence:** To illustrate the algorithm, consider for example that \( N_r = 20 \) and \( N_t = 8 \) as frequency division values and hence their highest common factor, \( HCF = 4 \). The minimum sequence length calculated by the algorithm will be 5. Now the algorithm will fill the sequence data structure with 1010010100... As a result, as shown in Figure 4.5, the net configware will contain 2 refi instructions and 3 delay instruction.

![Sequence Diagram](image)

**Figure 4.5:** Generation of sequencer code from regulation algorithm

Forming DRICs according to frequency division values of different frequency islands and generating the sequence is not enough to form the GRLS interface. Interconnections between transmitter cell and DRIC and also between DRIC and receiver cell should be placed as well using switchbox instructions. In DDRA fabric, the interconnection code is placed in the destination sequencer. Therefore, to connect the transmitter side island to DRIC, the switchbox instruction is placed in DRIC cell itself. This is done automatically by Leon3 processor control after the DRICs are formed. To connect the DRIC to receiver side island, the switchbox instruction is placed in the receiver side sequencer. DRRA fabric does not have a word addressable sequencer, for that reason, whenever a DRIC is generated between islands working with different operating frequencies, the configware needs to be rewritten.

**4.3.3. Multicasting Support**

It is likely that DRRA cells executing a common application will be forced to reduce their frequency and operating voltage simultaneously. Therefore, multicasting is performed in our design to configure multiple cells in a single cycle. RowMultiC proposed by [27] is used to realize this scheme, please observe Figure 4.6.
The biggest advantage of this scheme is that the number of wires is significantly reduced. To realize this scheme, address decoder of the components need to be adjusted. In multicasting, each sequencer is assigned a unique ID depending on its row and column position in the fabric. Incoming address is compared with this unique ID to program the sequencers. To address a sequencer, 1 is placed for row and column indexes.

![Diagram of multicast configuration](image)

Figure 4.6: Multicast configuration

Multiple row and column indexes can be set to 1 realizing the multicasting scheme by addressing multiple sequencers at the same time. Overall overhead for implementing this scheme would be \((r + c)n\) bits where \(r\) represents the number of rows and \(c\) represents number of columns. Note that in the figure above, RB stands for row bus and CB stands for column bus.

4.3.4. Autonomous Parallelism Voltage and Frequency Selection (APVFS)

Best effort per-cell DVFS concept is applied on existing DRRA fabric. Depending on the runtime conditions, APVFS algorithm selects the best voltage/frequency/version triplet for the specific DRRA cells to reduce power.
This adaptive power management using distributed DVFS with runtime performance monitoring is depicted in figure 4.7. This process consists of 3 steps. Firstly initialization of voltage and frequency is applied and the latency constraint is set. Secondly runtime information is gathered in terms of workload and latency. Finally, if the latency is lower than the constraint, DVFS is applied to the switch as well as available parallel version selection.
Chapter 5

Results

In this section on the thesis, potential reduction in power and energy consumption is formalized. After that results are presented.

5.1. Formal Evaluations

Equation 1 below denoted the total energy of a system, running A number of applications simultaneously, \( E_0(i) \) being the energy consumed by \( i^{th} \) application.

\[
E_t = \sum_{i=1}^{A} E_0(i)
\]  

(1)

Total energy for a system employing DVFS functionality, total energy would be given by;

\[
E_{dvf\_total} = \sum_{i=1}^{A} E_{dvf\_s}(i)
\]  

(2)

Initially, if we assume that all the applications are running at the same frequency, the relation between \( E_0 \) and \( E_{dvf\_s} \) would be;

\[
E_{dvf\_s} = E_0 + E_{tx} + E_{rx} + E_{sync}
\]  

(3)

Where \( E_{tx}, E_{rx}, E_{sync} \) denotes data transmission, data reception and synchronization energy respectively. \( E_{tx} \) in this equation is a major components due to power hungry buffers. But yet, this thesis offers reconfigurable isolation cells and regions are formed whenever only they are needed. Therefore, the outcome of equation number is 2 is expected to be less than equation number one as a results of small overheads.

Dynamic power consumption is of an application is given by the commonly used equation number 4.
\[ P_{\text{dynamic}} = C_{\text{eff}} + f_{\text{operating}} + V_{\text{dd}}^2 \]

Where \( C_{\text{eff}} \), \( f_{\text{operating}} \), \( V_{\text{dd}} \) denotes effective charged capacitance, operating frequency and operating voltage respectively. \( E_d(f_v, V_{dd}) \) then would be the dynamic power of each application as a function of frequency and voltage. Therefore, it is feasible to lower the frequency and voltage whenever it is possible for less dynamic power.

### 5.2. Simulations

First of all, 1.1V and 1.32V are selected as quantized voltage levels for this thesis to apply dynamic voltage scaling. Then, Synopsys Design Compiler is used to synthesize the DRRA fabric using 65 nm multi-Vdd technology library. Please see Appendix G for sample synthesis and power analysis script. Table 5.1 below reveals that, DRRA fabric can run up to 1.4 GHz frequency at 1.32V operating voltage and up to 1 GHz frequency at 1.1V operating voltage without any timing violation. Allowable selected frequencies for GRLS communication scheme are 1400, 1000, 500, 333, 250 and 125 MHz to employ per-cell DVFS with runtime performance monitoring in Figure 4.6.

<table>
<thead>
<tr>
<th>Voltage (V)</th>
<th>Frequency (MHz)</th>
<th>Timing Constraint</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.32</td>
<td>1400</td>
<td>violated</td>
</tr>
<tr>
<td><strong>1.32</strong></td>
<td><strong>1200</strong></td>
<td><strong>met</strong></td>
</tr>
<tr>
<td>1.1</td>
<td>1200</td>
<td>violated</td>
</tr>
<tr>
<td>1.1</td>
<td>1100</td>
<td>violated</td>
</tr>
<tr>
<td>1.1</td>
<td>2400</td>
<td>violated</td>
</tr>
<tr>
<td><strong>1.1</strong></td>
<td><strong>1000</strong></td>
<td><strong>met</strong></td>
</tr>
<tr>
<td>1.1</td>
<td>500</td>
<td>met</td>
</tr>
<tr>
<td>1.1</td>
<td>333</td>
<td>met</td>
</tr>
<tr>
<td>1.1</td>
<td>250</td>
<td>met</td>
</tr>
<tr>
<td>1.1</td>
<td>125</td>
<td>met</td>
</tr>
</tbody>
</table>

Table 5.1: Voltage frequency pairs

To reveal energy and power savings of our proposed system, three common digital signal processing application algorithms are mapped on DRRA fabric, namely; matrix multiplication (MM), Fast Fourier Transform (FFT), and Finite Impulse Response (FIR).
Three versions of matrix multiplications are available (fully serial, partially parallel and fully parallel). Please refer to Appendix F for example fully serial matrix multiplication configware. To reveal the power and energy consumption measurements, switching activity files were recorded and analysis was performed using Synopsys Design Compiler. Below Table 5.2 illustrates the power and energy results of applied APVFS algorithm. Note that *parpar* application version stands for partially parallel.

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Frequency (MHz)</th>
<th>Application</th>
<th>Time (picoseconds)</th>
<th>Power W</th>
<th>Energy</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1</td>
<td>1200</td>
<td>MM serial</td>
<td>48480</td>
<td>13.56</td>
<td>657388.8</td>
</tr>
<tr>
<td>V2</td>
<td>1000</td>
<td>MM serial</td>
<td>49980</td>
<td>10.55</td>
<td>527289.0</td>
</tr>
<tr>
<td>V2</td>
<td>500</td>
<td>MM serial</td>
<td>122500</td>
<td>4.85</td>
<td>594125.0</td>
</tr>
<tr>
<td>V2</td>
<td>500</td>
<td>MM parpar</td>
<td>69650</td>
<td>4.13</td>
<td>287654.5</td>
</tr>
<tr>
<td>V2</td>
<td>333</td>
<td>MM parpar</td>
<td>102660</td>
<td>2.92</td>
<td>299767.2</td>
</tr>
<tr>
<td>V2</td>
<td>333</td>
<td>MM parallel</td>
<td>78450</td>
<td>3.7</td>
<td>290265.0</td>
</tr>
<tr>
<td>V2</td>
<td>250</td>
<td>MM parallel</td>
<td>103940</td>
<td>2.37</td>
<td>246337.8</td>
</tr>
<tr>
<td>V2</td>
<td>333</td>
<td>MM parallel</td>
<td>7850</td>
<td>3.7</td>
<td>290265.0</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Frequency (MHz)</th>
<th>Application</th>
<th>Time (picoseconds)</th>
<th>Power W</th>
<th>Energy</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1</td>
<td>1200</td>
<td>FIR serial</td>
<td>104690</td>
<td>13.8</td>
<td>1444722.0</td>
</tr>
<tr>
<td>V2</td>
<td>1000</td>
<td>FIR serial</td>
<td>128930</td>
<td>11.05</td>
<td>1424676.5</td>
</tr>
<tr>
<td>V2</td>
<td>500</td>
<td>FIR serial</td>
<td>258840</td>
<td>5.59</td>
<td>1446915.5</td>
</tr>
<tr>
<td>V2</td>
<td>1000</td>
<td>FIR serial</td>
<td>128930</td>
<td>11.05</td>
<td>1424676.5</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Voltage</th>
<th>Frequency (MHz)</th>
<th>Application</th>
<th>Time (picoseconds)</th>
<th>Power W</th>
<th>Energy</th>
</tr>
</thead>
<tbody>
<tr>
<td>V1</td>
<td>1200</td>
<td>FFT serial</td>
<td>61400</td>
<td>13.5</td>
<td>828900.0</td>
</tr>
<tr>
<td>V2</td>
<td>1000</td>
<td>FFT serial</td>
<td>74970</td>
<td>11.13</td>
<td>834416.1</td>
</tr>
<tr>
<td>V2</td>
<td>500</td>
<td>FFT serial</td>
<td>178730</td>
<td>5.58</td>
<td>997313.4</td>
</tr>
<tr>
<td>V2</td>
<td>1000</td>
<td>FFT serial</td>
<td>74970</td>
<td>11.13</td>
<td>834416.1</td>
</tr>
</tbody>
</table>

Table 5.2: Power and energy simulation results

Initially 1.4 GHz and 1.32V were assigned to the chip knowing that this pair is not meeting the deadline from Table 5.1. Then APVFS algorithm was applied to iterate for the best voltage/frequency/version triplet.
Third column in the table represents the application and available versions. After an application is run, the time execution time was monitored to see if the timing deadline is violated or not. If the deadline was not violated, next frequency/voltage pair was applied to system according to Table 5.1. After that, if the deadline is not met with the adjusted frequency/voltage pair, available parallel version of the application was applied. This iteration continues until the most parallel operating with the smallest possible frequency/voltage pair is selected. Below Table 5.3 represents the reductions in net power and energy in terms of percentages.

<table>
<thead>
<tr>
<th>Iteration</th>
<th>Operation</th>
<th>Power Reduction</th>
<th>Energy reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>reduce V&amp;F</td>
<td>0.00</td>
<td>0.00</td>
</tr>
<tr>
<td>2</td>
<td>reduce F</td>
<td>22.20</td>
<td>19.79</td>
</tr>
<tr>
<td>3</td>
<td>reduce F</td>
<td>64.23</td>
<td>9.62</td>
</tr>
<tr>
<td>4</td>
<td>change version</td>
<td>69.54</td>
<td>56.24</td>
</tr>
<tr>
<td>5</td>
<td>reduce F</td>
<td>78.47</td>
<td>54.40</td>
</tr>
<tr>
<td>6</td>
<td>change version</td>
<td>72.71</td>
<td>55.85</td>
</tr>
<tr>
<td>7</td>
<td>reduce F</td>
<td><strong>82.52</strong></td>
<td><strong>62.53</strong></td>
</tr>
<tr>
<td>8</td>
<td>increase F</td>
<td>72.71</td>
<td>55.85</td>
</tr>
</tbody>
</table>

FIR enters to platform

<table>
<thead>
<tr>
<th>Iteration</th>
<th>Operation</th>
<th>Power Reduction</th>
<th>Energy reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>9</td>
<td>reduce V&amp;F</td>
<td>36.04</td>
<td>17.46</td>
</tr>
<tr>
<td>10</td>
<td>reduce F</td>
<td>46.09</td>
<td>18.42</td>
</tr>
<tr>
<td><strong>11</strong></td>
<td>reduce F</td>
<td><strong>66.05</strong></td>
<td><strong>17.36</strong></td>
</tr>
<tr>
<td>12</td>
<td>increase F</td>
<td>46.09</td>
<td>18.42</td>
</tr>
</tbody>
</table>

FFT enters to platform

<table>
<thead>
<tr>
<th>Iteration</th>
<th>Operation</th>
<th>Power Reduction</th>
<th>Energy reduction</th>
</tr>
</thead>
<tbody>
<tr>
<td>13</td>
<td>reduce V&amp;F</td>
<td>30.86</td>
<td>13.21</td>
</tr>
<tr>
<td>14</td>
<td>reduce F</td>
<td>36.66</td>
<td>13.02</td>
</tr>
<tr>
<td><strong>15</strong></td>
<td>reduce F</td>
<td><strong>50.24</strong></td>
<td><strong>7.46</strong></td>
</tr>
<tr>
<td>16</td>
<td>increase F</td>
<td>36.66</td>
<td>13.02</td>
</tr>
</tbody>
</table>

Table 5.3: Reduction in power and energy
Rows depicted bold style in Table 5.3 represent the points where the deadlines for the specific application were violated. As a result, in the next iteration previous frequency value is set. It can be also be observed in the table during the iteration just before the deadline is violated, upto 72% power reduction and upto 55% energy reduction is achieved with the proposed method. Below Figures 5.2.1 and 5.2.2 depict the reduction energy and power for MM, FIR and FFT applications. Please observe that after applying APVFS algorithm to DRRA fabric, energy and power values iterates towards the minimum possible value.

Figure 5.1: Energy reduction graphical representation

Figure 5.2.2. Power reduction graphical representation
5.2.1. Overhead analysis

In this section of the thesis, area and power values of traditional DVFS (TDVFS) approach and DVFS with reconfigurable isolations cells (ISDVFS) are compared according to varying number of cells and regions.

![Area overhead comparison](image1)

**Figure 5.3: Area overhead comparison**

![Power overhead comparison](image2)

**Figure 5.4: Power overhead comparison**

It can be observed in above Figures 5.2.3 and 5.2.4 that the area and power overhead increases for TDVFS with the addition of cells.
However, increasing the number of cells has a negligible affect on the ISDVFS overheads. Number of regions is the more determining factor for the ISDVFS overheads. Number of cells compared to number of regions to employ a particular application is considered to be much smaller. In other words, many cells can be used within a few number of regions depending on the application specification. This reveals that, our reconfigurable isolation cells approach offers significant reduction in terms of area and power overheads over the TDVFS approach.
Chapter 6

Conclusion and Future Work

In this thesis work, a power management architecture and its implementation for Coarse Grained Reconfigurable Architectures (CGRAs) was presented. Firstly, background and related work analysis was performed followed by GRLS communication scheme. Secondly, DRRA fabric details were presented as a host for proposed solution and applications. Finally design and implementation details were presented followed by the results.

It was revealed that power and area overheads compared to conventional DVFS methods were considerably decreased by Dynamically Reconfigurable Isolation Cells (DRICs). Autonomous parallelism, voltage and frequency selection (APVFS) algorithm was proposed to test the benefits of our proposed solution, recalling that APVFS algorithm will dynamically check for applications deadlines and will adjust the voltage/frequency/version triplet selection accordingly. To employ APVFS algorithm, matrix multiplication, FIR and FFT applications were used, with matrix multiplication having three available versions in different levels of parallelism.

Overall, simulations results showed that up to 72% reduction in power and up to 55% reduction in energy can be achieved with ISDVFS scheme over completely synchronous design style. It was also presented that ISDVFS offers negligible overheads over the traditional DVFS approach.

As a future work, APVFS algorithm can be further investigated with other applications to reveal the efficiency. Furthermore, DRRA fabric may also be manufactured and physical chip can be used on a dedicated printed circuit board (PCB) as a reconfigurable platform to have more accurate measurements. It is also worth mentioning that producing configware for DRRA fabric requires a lot of attention of the programmer to carefully choose the parameters involved in the instructions. A compiler might be designed to further simplify the process of producing configware.
Appendix

A. mDPU (MDPU) instruction

<table>
<thead>
<tr>
<th>Field name</th>
<th>Length in bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>instr_code</td>
<td>4</td>
<td>Value 2 indicates it is an mDPU instruction</td>
</tr>
<tr>
<td>mdpumode</td>
<td>4</td>
<td>Specifies the mode of operation</td>
</tr>
<tr>
<td>count</td>
<td>10</td>
<td>Reserved bits, set value 0 for mDPU instruction</td>
</tr>
<tr>
<td>saturation</td>
<td>4</td>
<td>It specifies which are used for saturation</td>
</tr>
<tr>
<td>outb</td>
<td>2</td>
<td>It specifies where to send data from output port A</td>
</tr>
<tr>
<td>outb</td>
<td>2</td>
<td>It specifies where to send data from output port B</td>
</tr>
<tr>
<td>account</td>
<td>8</td>
<td>Specifies the number of cycles after which the accumulation counter is cleared</td>
</tr>
<tr>
<td>dpuunused</td>
<td>2</td>
<td>Reserved bit, set value 0 for mDPU instruction</td>
</tr>
</tbody>
</table>

**Example**: As a reference for analyzing configware codes given in Appendix F and G, a single line code for mDPU instruction will be explained here.

MDPU mdpuinstr 2 0 0 3 3 11 0;

Above example line of configware code uses " mdpuinstr" as reserved word to indicate that it is an mDPU instruction. It specifies the mode of operation as 2 corresponding to:

\[
\text{out0} = \text{in0} \times \text{in1}
\]

\[
\text{out1} = (\text{in0} \times \text{in1}) + \text{acc}
\]

Please recall from section 3.1 that mDPU has four inputs and two outputs. In this particular example code, in2 and in3 are not in use, which can be useful depending on the application to be programmed. After the mode of operation, count and saturation values are set to 0 meaning that they are not being used. Following that, outa and outb values are set to 3, realizing that outputs will be streamed to the left and right output busses in DRRA fabric at the same time. It could be the case that programmer wants to send the data to one direction only, then either 1 or 2 would be set for only right and only left respectively. 11 in the example code denotes to clear "acc" (accumulator) after 11 cycles and finally unused bit is set to 0.
B. Registerfile (REFI) instruction

**Part 1**

<table>
<thead>
<tr>
<th>Field name</th>
<th>Length in bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>instr_code</td>
<td>4</td>
<td>It specifies the type of instruction</td>
</tr>
<tr>
<td>porttype</td>
<td>2</td>
<td>It specifies (a) Which port to use in register file, as there are two ports available (b) It specifies the RD/WR</td>
</tr>
<tr>
<td>invalid</td>
<td>1</td>
<td>Unused</td>
</tr>
<tr>
<td>mode</td>
<td>1</td>
<td>It specifies the addressing mode to be used</td>
</tr>
<tr>
<td>startadrss</td>
<td>6</td>
<td>It specifies the starting address in register file</td>
</tr>
<tr>
<td>endadrss</td>
<td>6</td>
<td>It specifies the end address</td>
</tr>
<tr>
<td>incr_dcr</td>
<td>1</td>
<td>It specifies if the address should be incremented or decremented</td>
</tr>
<tr>
<td>incr_dcr_value</td>
<td>5</td>
<td>It is the offset value.</td>
</tr>
<tr>
<td>initial delay</td>
<td>6</td>
<td>It delays the execution by N cycles</td>
</tr>
<tr>
<td>output control</td>
<td>2</td>
<td>It specifies which port should be enabled for sending the data</td>
</tr>
<tr>
<td>instruction complete</td>
<td>1</td>
<td>It specifies if the instruction has a 2nd part or not</td>
</tr>
<tr>
<td>infinite loop</td>
<td>1</td>
<td>If enabled the instruction will repeat itself infinite times</td>
</tr>
</tbody>
</table>

**Part 2**

<table>
<thead>
<tr>
<th>Field name</th>
<th>Length in bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>instr_code</td>
<td>4</td>
<td>It specifies the type of instruction</td>
</tr>
<tr>
<td>i_rpt_ty</td>
<td>2</td>
<td>Set value 0 to disable repetition, set value 3 to enable repetition for both parts</td>
</tr>
<tr>
<td>repetition delay</td>
<td>6</td>
<td>Delay between repeating the instructions</td>
</tr>
<tr>
<td>number of repetitions</td>
<td>6</td>
<td>How many times this instruction should be repeated.</td>
</tr>
<tr>
<td>rept_incr_dcr</td>
<td>1</td>
<td>It specifies if the address should be incremented or decremented</td>
</tr>
<tr>
<td>rept_incr_dcr_value</td>
<td>5</td>
<td>It is the offset value</td>
</tr>
<tr>
<td>middle delay</td>
<td>6</td>
<td>Specifies the delay between two successive address generations</td>
</tr>
<tr>
<td>range counter</td>
<td>6</td>
<td>Set the range to count in terms of cycles</td>
</tr>
</tbody>
</table>
C. Switchbox connect (CONNECT) instruction

<table>
<thead>
<tr>
<th>Field name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>instr_code</td>
<td>It specifies the type of instruction.</td>
</tr>
<tr>
<td>source</td>
<td>The keywords could either be &quot;REFI&quot; for register files, or &quot;DPU&quot; for mDPUs.</td>
</tr>
<tr>
<td>source index</td>
<td>Specifies the connection object address.</td>
</tr>
<tr>
<td>port selection</td>
<td>Keyword for port type. Port type could either be &quot;OUT&quot; or &quot;IN&quot;.</td>
</tr>
<tr>
<td>port index</td>
<td>Specifies which port the object is using for connection. For &quot;OUT&quot;, it could be 0 or 1. For &quot;IN&quot;, it could be 0, 1, 2, 3.</td>
</tr>
<tr>
<td>to</td>
<td>Keyword &quot;TO&quot;.</td>
</tr>
<tr>
<td>destination</td>
<td>The keywords could either be &quot;REFI&quot; for register files, or &quot;DPU&quot; for mDPUs.</td>
</tr>
<tr>
<td>destination index</td>
<td>Specifies the connection object address.</td>
</tr>
<tr>
<td>port selection</td>
<td>Keyword for port type. Port type could either be &quot;OUT&quot; or &quot;IN&quot;.</td>
</tr>
<tr>
<td>port index</td>
<td>Specifies which port the object is using for connection. For &quot;OUT&quot;, it could be 0 or 1. For &quot;IN&quot;, it could be 0, 1, 2, 3.</td>
</tr>
</tbody>
</table>
D. Delay (DELAY) instruction

<table>
<thead>
<tr>
<th>Field name</th>
<th>Length in bits</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>instr_code</td>
<td>4</td>
<td>It specifies the type of instruction.</td>
</tr>
<tr>
<td>number of cycles</td>
<td>7</td>
<td>Specifies N number of cycles.</td>
</tr>
<tr>
<td>unused bits</td>
<td>25</td>
<td>Unused, set value 0.</td>
</tr>
</tbody>
</table>
E. DVFS RTL code

1. library IEEE;
2. use IEEE.STD_LOGIC_1164.all;
3. use IEEE.std_logic_unsigned.all;
4. use work.drra_types_n_constants.all;
5. use IEEE.numeric_std.all;
6. USE IEEE.STD_LOGIC_ARITH.ALL;

7. entity vcgu is
8.   generic (cell_col : integer range 0 to COLUMNS - 1 := 0;
9.     cell_row : integer range 0 to ROWS - 1 := 1);
10. port (clk1, clk2: in std_logic;
11.   reset: in std_logic;
12.   freq_div: in std_logic_vector (3 downto 0) := "0010" ;
13.   clk_select: in std_logic_vector(1 downto 0) := "01";
14.   clk_out: out std_logic:= '0';
15.   rowbus_pmu : in std_logic := '1' ;
16.   colbus_pmu : in std_logic := '1' );
17. end vcgu;
18. architecture behave of vcgu is
19.   signal counter_en, clk_outs1, clk_outs2: std_logic;
20.   signal counter1, counter2: std_logic_vector (3 downto 0) := "0000";
21.   begin
22.   process (clk1,colbus_pmu,rowbus_pmu,clk_select)
23.   begin
24.     if (colbus_pmu = '1' and rowbus_pmu = '1') then
25.       case clk_select is
26.       when "00" =>
27.         counter_en <= '0';
28.       when "01" =>
29.         counter_en <= '1';
30.       when others  =>
31.         counter_en <= '1';
32.       end case;
33.     end if;
34.   end process;
35.   process (clk1,reset, freq_div)
36.   begin
37.     if(reset= '0') then
38.       counter1 <="0000";
39.       clk_outs1 <= '0';
40.     elsif rising_edge(clk1) and (counter_en = '0') and (freq_div /= "0000") then
41.       counter1 <= counter1 + "0001";
42.     if (counter1 = freq_div - "0010") then
43.       clk_outs1 <= '1';
44.     elsif (counter1 = freq_div - "0001") then
45.       counter1 <= "0000";
46.       clk_outs1 <= '0';
47.     end if;
48.   end if;
49.   end process;
process (clk2, reset, freq_div)
begin
  if (reset = '0') then
    counter2 <= "0000";
    clk_outs2 <= '0';
  elsif rising_edge(clk2) and (counter_en = '1') and (freq_div /= "0000") then
    counter2 <= counter2 + "0001";
    if (counter2 = freq_div - "0010") then
      clk_outs2 <= '1';
    elsif (counter2 = freq_div - "0001") then
      counter2 <= "0000";
      clk_outs2 <= '0';
    end if;
  end if;
end process;

process (clk_outs1, clk_outs2, clk1, freq_div)
begin
  if (freq_div = "0000") then
    clk_out <= clk1;
  else
    if (clk_outs1 = '1') or (clk_outs2 = '1') then
      clk_out <= '1';
    elsif (clk_outs1 = '0') or (clk_outs2 = '0') then
      clk_out <= '0';
    else
      clk_out <= clk1;
    end if;
  end if;
end process;
end behave;
F. Fully serial matrix multiplication configware

Sequencer 0

1. USE SEQ 0
2. INTRP 0;
3. INTRP 0;
4. CONNECT REFI 0 OUT 0 TO LATA 0 IN 0;
5. CONNECT REFI 0 OUT 1 TO LATA 0 IN 1;
6. /* read from port A Address: [0, 0] */
7. RFFILE1 rfileinstr 0 0 0 3 1 1 1 3 0 0;
8. RFFILE2 rfileinstr 3 0 4 1 0 0 0;
9. /* read from port B Address: [0, 0] */
10. RFFILE1 rfileinstr 1 0 0 4 2 0 1 1 0 3 1 0;

/*---------------execution instruction--------------------------*/
12. /* (y0, y1) = [x2 + (x0 * x1), x2 - (x0 * x1)] */
13. MDPU mdpuinstr 2 0 0 3 3 0 0;

Sequencer 1

1. USE SEQ 1
2. INTRP 0;
3. INTRP 0;
4. CONNECT LAT A 0 OUT 0 TO REFI 1 IN 0;
5. CONNECT LAT A 1 OUT 0 TO REFI 1 IN 1;
6. CONNECT REFI 1 OUT 0 TO LAT A 1 IN 0;
7. CONNECT REFI 1 OUT 1 TO LAT A 1 IN 1;
8. /* write from port A Address: [0, 0] */
9. RFFILE1 rfileinstr 2 0 0 0 1 5 1 1 3 3 1 0;
10. /* write from port A Address: [0, 0] */
11. RFFILE1 rfileinstr 3 0 0 1 7 2 0 1 1 6 3 0 0;
12. RFFILE2 rfileinstr 3 0 4 1 0 3 0;
13. /* read from port B Address: [0, 0] */
14. RFFILE1 rfileinstr 0 0 0 0 1 5 1 1 0 3 0 0;
15. RFFILE2 rfileinstr 3 0 0 1 0 3 0;
16. /* read from port B Address: [0, 0] */
17. RFFILE1 rfileinstr 1 0 0 1 6 1 9 1 1 1 3 0 0;
18. RFFILE2 rfileinstr 3 0 4 1 0 3 0;

/*---------------execution instructions--------------------------*/
19. /* (y0, y1) = [x2 + (x0 * x1), x2 - (x0 * x1)] */
20. MDPU mdpuinstr 1 2 0 0 3 3 0 0;
G. Synthesis and Power Analysis Script

Synthesis

1. set designer "Syed Mohammad Asad Hassan Jafri & Ozan Zeki Bag"
2. set company "KTH"
3. set SynopsysHome [getenv "SYNOPSYS"]
4. set search_path "/tcbn90g_110a"
5. set target_library "/home/ozan/Desktop/power_results/lowpower65nm/tcbn65lpbc.db
/home/ozan/Desktop/power_results/lowpower65nm/tcbn65lpbc1d1.db
/home/ozan/Desktop/power_results/lowpower65nm/tcbn65lpbc1d11d1.db
/home/ozan/Desktop/power_results/lowpower65nm/tcbn65lpbc1d321d1.db
/home/ozan/Desktop/power_results/lowpower65nm/tcbn65lpbc1d321d32.db"
6. set link_path "$search_path"
7. set link_library "* $target_library "
8. remove_design -designs
9. power_preserve_rtl_hier_names
10. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/drrafabric/misc.vhd
11. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/drra_types_n_constants_std_logic.vhd
12. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/drrafabric/agu.vhd
13. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/regfile_stdlog.vhd
14. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/config_swblstdlog.vhd
15. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/drrafabric/TristateMux_unregistered.vhd
16. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/txt_util.vhd
17. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/mdpu_new_stdlog.vhd
18. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/oplevel_regfile_stdlog.vhd
19. analyze -library WORK -format vhdl /home/ozan/Desktop/implementation/grlib-gpl-1.1.0-b4108/designs/leon3mp/sequencer_stdlog.vhd
20. elaborate FABRIC -architecture RTL -library DEFAULT
21. create_clock -name "clk" -period 0.41 -waveform [ 0.0 0.20 ] { clk }
22. set_dont_touch_network [ find clock clk]
23. set_false_path -from [get_port rst_n]
30. create_power_domain PD_SODIUM
31. create_supply_port VDD1
32. create_supply_port VSS
33. create_supply_net VN1 -domain PD_SODIUM
34. connect_supply_net VN1 -ports {VDD1}
35. create_supply_net GN -domain PD_SODIUM
36. connect_supply_net GN -ports {VSS}
37. set_domain_supply_net PD_SODIUM -primary_power_net VN1 -primary_ground_net GN
38. set_voltage 1.32 -object_list VN1
39. set_voltage 0.0 -object_list GN
40. set_operating_conditions BCCOM
41. compile -map_effort medium -incremental_mapping
42. write -hierarchy -format verilog -output /home/ozan/Desktop/power_results/sdf_files/v1_2400_14cells_std.sdf
43. write_sdf /home/ozan/Desktop/power_results/sdf_files/v1_2400_14cells_std.sdf

Report Power

1. vcd2saif -i myvcdfile.vcd -o mysaiffile
2. read_file -format verilog /home/ozan/Desktop/power_results/netlists/v1_2400_14cells.v
3. elaborate FABRIC -architecture RTL -library DEFAULT
4. read_saif -input /home/ozan/Desktop/power_results/saif_files/v1_2400.saif -instance_name tb_mode7
5. report_power -analysis_effort low > /home/ozan/Desktop/power_results/results/v2_1500MHz.rep
References


