



# **Low-frequency Noise in High-k Gate Stacks with Interfacial Layer Engineering**

MARYAM OLYAEI

Doctoral Thesis in Information and Communication Technology  
KTH Royal Institute of Technology  
Stockholm, Sweden 2015

TRITA-ICT-2015:21  
ISBN 978-91-7595-751-7

KTH Royal Institute of Technology  
School of Information and Communication Technology  
Department of Integrated Devices and Circuits  
SE-164 40 Stockholm, Sweden

Akademisk avhandling som med tillstånd av Kungliga Tekniska Högskolan framlägges till offentlig granskning för avläggande av teknologie doktorsexamen måndagen den 18 December 2015 klockan 10:00 i Sal C, Electrum, Isafjordsgatan 26, Kista, Stockholm.

©Maryam Olyaei, December 2015

Tryck: Universitetsservice US AB, Stockholm, 2015

# Abstract

The rapid progress of complementary-metal-oxide-semiconductor (CMOS) integrated circuit technology became feasible through continuous device scaling. The implementation of high-k/metal gates had a significant contribution to this progress during the last decade. However, there are still challenges regarding the reliability of these devices. One of the main issues is the escalating  $1/f$  noise level, which leads to degradation of signal-to-noise ratio (SNR) in electronic circuits.

The focus of this thesis is on low-frequency noise characterization and modeling of various novel CMOS devices. The devices include PtSi Schottky-barriers for source/drain contacts and different high-k gate stacks using  $\text{HfO}_2$ ,  $\text{LaLuO}_3$  and  $\text{Tm}_2\text{O}_3$  with different interlayers. These devices vary in the high-k material, high-k thickness, high-k deposition method and interlayer material. Comprehensive electrical characterization and low-frequency noise characterization were performed on various devices at different operating conditions. The noise results were analyzed and models were suggested in order to investigate the origin of  $1/f$  noise in these devices. Moreover, the results were compared to state-of-the-art devices.

High constant dielectrics limit the leakage current by offering a higher physical dielectric thickness while keeping the Equivalent Oxide Thickness (EOT) low. Yet, the  $1/f$  noise increases due to higher number of traps in the dielectric and also deterioration of the interface with silicon compared to  $\text{SiO}_2$ . Therefore, in order to improve the interface quality, applying an interfacial layer (IL) between the high-k layer and silicon is inevitable. Very thin, uniform insitu fabricated  $\text{SiO}_2$  interlayers with  $\text{HfO}_2$  high-k dielectric have been characterized. The required thickness of  $\text{SiO}_2$  as IL for further scaling has now reached below 0.5 nm. Thus, one of the main challenges at the current technology node is engineering the interfacial layer in order to achieve both high quality interface and low EOT. High-k ILs are therefore proposed to substitute  $\text{SiO}_x$  dielectrics to fulfill this need. In this work, we have made the first experiments on low-frequency noise studies on  $\text{TmSiO}$  as a high-k interlayer with  $\text{Tm}_2\text{O}_3$  or  $\text{HfO}_2$  on top as high-k dielectric. The  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  shows a lower level of noise which is suggested to be related to smoother interface between the  $\text{TmSiO}$  and  $\text{Tm}_2\text{O}_3$ . We have achieved excellent noise performance for  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  and  $\text{TmSiO}/\text{HfO}_2$  gate stacks which are comparable to state-of-the-art  $\text{SiO}_2/\text{HfO}_2$  gate stacks.

**Keywords:** CMOS, high-k,  $1/f$  noise, low-frequency noise, number fluctuations, mobility fluctuations, traps, interfacial layer,  $\text{TmSiO}$ ,  $\text{Tm}_2\text{O}_3$ .

# Sammanfattning

Den snabba utvecklingen av integrerade kretsar, baserade på komplementär metall-oxid-halvledare (CMOS) tekniken, blev möjlig genom oavbruten komponent skalning. Införandet av s.k. hög-k/metal-gate var ett viktigt bidrag till dessa framsteg under det senaste decenniet. Emellertid finns det fortfarande problem när det gäller tillförlitligheten hos dessa komponenter. Ett av de viktigaste problemen är den högre  $1/f$ - eller lågfrekvens-brusnivån, vilket leder till sämre signal-brusförhållande (SNR) i elektroniska kretsar.

Fokus i denna avhandling är på karakterisering och modellering av lågfrekvent brus i denna typ av avancerade komponenter. Avhandlingen utforskar inverkan av olika processteg speciellt Schottky-kontakter för source-drain och olika hög-k stackar såsom  $\text{HfO}_2$ ,  $\text{LaLuO}_3$  och  $\text{Tm}_2\text{O}_3$  med olika mellanskikt. De undersökta komponenterna varierar med avseende på hög-k materialet, tjockleken, deponeringstekniken och valet av mellanskiktmaterial. Omfattande elektrisk och lågfrekvensbrus-karakterisering utfördes på olika komponenter. Brusresultaten analyserades och modeller föreslogs för att undersöka ursprunget till  $1/f$ -bruset i dessa komponenter. Dessutom jämfördes resultaten med tidigare publicerade studier på state-of-the-art komponenter.

Hög konstants dielektrikum begränsar läckströmmen genom att erbjuda en högre fysisk dielektrisk tjocklek samtidigt som den motsvarande oxidtjocklek (EOT) blir lägre. Ändå ökar  $1/f$ -bruset på grund av ett ökat antal fällor i det dielektriska lagret och även p.g.a. en försämring av gränssytan eller interfacet mot kisel jämfört med  $\text{SiO}_2$ . Därför, bör man förbättra gränssytans kvalitet, genom att applicera ett tunt lager eller mellanskikt (IL). Tidigare har  $\text{SiO}_x$  ofta använts som ett IL eftersom det ger en bra gränssyta med kisel. Mycket tunna,  $\text{SiO}_x$  lager baserade på ALD med  $\text{HfO}_2$  hög k dielektrikum har karakteriserats i denna studie. Denerforderliga tjockleken på  $\text{SiO}_x$  som IL för ytterligare skalning har nu nått under 0,5 nm. Därför är en av de största utmaningarna på nuvarande tekniknod att hitta en alternativ lösning för detta tunna lager för att uppnå både hög kvalitet och låg EOT. Ett lämpligt dielektrikum med högre k-värde föreslås därför att ersätta  $\text{SiO}_x$ . I detta arbete har vi gjort de första lågfrekvensbrus-studierna på  $\text{TmSiO}$  som ett high-k mellanskikt med  $\text{Tm}_2\text{O}_3$  eller  $\text{HfO}_2$  på toppen som hög-k dielektrikum. Jämförelsen av dessa två gatestackar visar att  $\text{TmSiO} / \text{Tm}_2\text{O}_3$  ger en lägre brusnivå, vilket kan förklaras av ett bättre interface mellan  $\text{TmSiO}$  och  $\text{Tm}_2\text{O}_3$  jämfört med fallet då man använt ett  $\text{HfO}_2$  lager. Vi har demonstrerat utmärkta brusprestanda för  $\text{TmSiO} / \text{Tm}_2\text{O}_3$  och  $\text{TmSiO} / \text{HfO}_2$  i jämförelse med  $\text{SiO}_2 / \text{HfO}_2$  gatestackar.

# Acknowledgements

This thesis would not be possible without the support and guidance of many people.

I am grateful to Associate professor Gunnar Malm and Professor Mikael Östling for giving me the opportunity to work in their group, for their supervision, advice and guidance throughout this thesis work.

I am thankful to Docent Per-Erik Hellström and Dr. Eugenio Dentoni Litta for device processing and great ideas and discussions.

I thank all my colleagues at EKT for the good time we had at KTH.

I would like to thank my dear parents for believing in me, encouraging me through all these academic years and for their unconditional love and support.

Finally, I wish to thank my special man, Kiumars, for being by my side, for his kind love and understanding and incredible support.



# Table of Contents

List of Symbols and Acronyms.....	ix
List of Appended Papers.....	xii
Summary of Appended Papers.....	xiv
<b>Chapter 1 Introduction .....</b>	<b>1</b>
1.1 Background .....	1
1.2 Previous work in low-frequency noise.....	2
1.3 Thesis structure.....	3
<b>Chapter 2 Nano-scaled MOSFETs .....</b>	<b>5</b>
2.1 High-k metal gate stacks .....	5
2.1.1 Implementation of an interfacial layer for high-k MOSFETs .....	6
2.1.2 Oxide trap density in high-k MOSFETs.....	7
2.2 Schottky barrier source/drain contacts.....	8
2.3 Silicon-on-Insulator (SOI) MOSFETs.....	9
<b>Chapter 3 Fundamentals of noise in electronic devices .....</b>	<b>11</b>
3.1 Background .....	11
3.2 Thermal noise.....	12
3.3 Shot noise .....	12
3.4 Generation-Recombination noise .....	12
3.5 Random-telegraph noise .....	13
3.6 $1/f$ noise.....	13
<b>Chapter 4 <math>1/f</math> noise in MOSFETs.....</b>	<b>15</b>
4.1 Number Fluctuations .....	15
4.2 Mobility Fluctuations .....	17
4.3 Correlated number and mobility fluctuations .....	18
4.4 $1/f$ noise in high-k MOSFETs.....	19
4.5 Gate current noise.....	21
<b>Chapter 5 Process details and experimental set-up .....</b>	<b>23</b>
5.1 Device Fabrication.....	23
5.2.1 UTB SOI Technology.....	23

5.2.2	Bulk Si gate last technology.....	25
5.2	Measurement set-up.....	27
5.2.1	IV measurements .....	27
5.2.2	CV measurements.....	28
5.2.3	Noise measurements.....	29
<b>Chapter 6 Noise results and discussion .....</b>		<b>35</b>
6.1	Short channel device Schottky barriers (Paper I) .....	35
6.2	Double layer high-k gate stacks.....	37
6.2.1	LaLuO <sub>3</sub> high-k MOSFETs (Paper II) .....	38
6.2.2	Chemical oxide SiO <sub>x</sub> (Paper III) .....	41
6.2.3	Thulium silicate high-k interfacial layer (Paper IV & V).....	43
6.3	Trap location in TmSiO/Tm <sub>2</sub> O <sub>3</sub> dual layer stack .....	50
6.4	Discussion .....	50
<b>Chapter 7 Summary and future outlook.....</b>		<b>53</b>
<b>Bibliography.....</b>		<b>55</b>

# List of Symbols and Acronyms

Symbol	Unit	Meaning
<b>C</b>	F(F/cm <sup>2</sup> )	Capacitance (capacitance per area)
<b>C<sub>ox</sub></b>	F/cm <sup>2</sup>	Gate oxide capacitance per unit area
<b>E</b>	J (eV)	Energy
<b>E<sub>c</sub></b>	J (eV)	Conduction band energy
<b>E<sub>i</sub></b>	J (eV)	Intrinsic Fermi level energy
<b>E<sub>v</sub></b>	J (eV)	Valence band energy
<b>f</b>	Hz	frequency
<b>f(E)</b>		Fermi-Dirac distribution function
<b>g<sub>m</sub></b>	S=A/V	transconductance
<b>I</b>	A	Current
<b>k</b>	J/K	Boltzmann's constant (1.38×10 <sup>-23</sup> )
<b>L</b>	μm	Gate length
<b>m*</b>	kg	Electron effective mass
<b>N</b>		Number of carriers
<b>N<sub>t</sub></b>	cm <sup>-3</sup> eV <sup>-1</sup>	Oxide trap density per unit volume
<b>N<sub>iIL</sub></b>	cm <sup>-3</sup> eV <sup>-1</sup>	Interfacial layer trap density per unit volume
<b>N<sub>iHK</sub></b>	cm <sup>-3</sup> eV <sup>-1</sup>	High-k dielectric trap density per unit volume
<b>n</b>	cm <sup>-3</sup>	Concentration of carriers per unit volume
<b>q</b>	C	Electronic charge (1.602×10 <sup>-19</sup> C)
<b>Q<sub>i</sub></b>	C/cm <sup>2</sup>	Inversion charge per unit area
<b>Q<sub>ox</sub></b>	C/cm <sup>2</sup>	Oxide charge per unit area
<b>R</b>	Ω	Resistance
<b>S<sub>ID</sub></b>	A <sup>2</sup> /Hz	Power spectral density of the drain current
<b>S<sub>N</sub></b>	1/Hz	Power spectral density of carrier number fluctuations
<b>S<sub>VG</sub></b>	V <sup>2</sup> /Hz	Power spectral density of the input gate voltage noise
<b>S<sub>Vfb</sub></b>	V <sup>2</sup> /Hz	Power spectral density of the flat-band voltage noise
<b>S<sub>Qox</sub></b>	C <sup>2</sup> /cm <sup>4</sup> Hz	Power spectral density of the oxide charge density fluctuations
<b>T</b>	K	Absolute temperature
<b>T<sub>IL</sub></b>	nm	Interfacial layer thickness
<b>T<sub>HK</sub></b>	nm	High-k dielectric thickness
<b>t</b>	s	time
<b>t<sub>ox</sub></b>	nm	Gate oxide thickness
<b>V</b>	V	Voltage
<b>V<sub>DS</sub></b>	V	Drain to source voltage
<b>V<sub>fb</sub></b>	V	Flat-band voltage
<b>V<sub>G</sub></b>	V	Gate voltage
<b>W</b>	μm	Gate width
<b>α</b>	Vs/C	Scattering parameter
<b>α<sub>H</sub></b>		Hooge parameter
<b>ξ</b>	eV <sup>-1</sup>	Fitting parameter defining the energy dependence of traps

$\gamma$		Frequency exponent
$\gamma_{IL}$		Tunneling coefficient for the interfacial layer
$\gamma_{HL}$		Tunneling coefficient for the high-k dielectric
$\eta$	$\text{cm}^{-1}$	Fitting parameter for the density of traps
$\lambda$	$\text{cm}$	Tunneling attenuation length
$\mu$	$\text{cm}^2/\text{Vs}$	Carrier mobility
$\mu_{ac}$	$\text{cm}^2/\text{Vs}$	Mobility limited by scattering with surface acoustic phonons
$\mu_b$	$\text{cm}^2/\text{Vs}$	Mobility limited by scattering with bulk phonons
$\mu_c$	$\text{cm}^2/\text{Vs}$	Mobility limited by Coulomb scattering
$\mu_{eff}$	$\text{cm}^2/\text{Vs}$	Effective mobility
$\mu_{sr}$	$\text{cm}^2/\text{Vs}$	Mobility limited by surface roughness scattering
$\tau$	$\text{s}$	Time constant of GR noise
$\tau_0$	$\text{s}$	Tunneling time constant
$\omega$	$\text{rad/s}$	Angular frequency
$\Phi_B$	$\text{J}$	Energy barrier height

**Acronym    Meaning**

**s**

<b>ALD</b>	Atomic Layer Deposition
<b>BOX</b>	Buried Oxide
<b>CMOS</b>	Complementary Metal Oxide Semiconductor
<b>CV</b>	Capacitance-Voltage
<b>DIBL</b>	Drain Induced Barrier Lowering
<b>EOT</b>	Equivalent Oxide Thickness
<b>FDSOI</b>	Fully Depleted Silicon-on-Insulator
<b>FFT</b>	Fast Fourier Transform
<b>GR</b>	Generation-Recombination
<b>IC</b>	Integrated Circuit
<b>IL</b>	Interfacial Layer
<b>LFN</b>	Low Frequency Noise
<b>MBE</b>	Molecular Beam Epitaxy
<b>MOSFET</b>	Metal Oxide Semiconductor Field Effect Transistor
<b>PECVD</b>	Plasma Enhanced Chemical Vapour Deposition
<b>PDSOI</b>	Partially Depleted Silicon-on-Insulator

<b>PSD</b>	Power Spectral Density
<b>RTA</b>	Rapid Thermal Anneal
<b>RTS</b>	Random Telegraph Signal
<b>SIMOX</b>	Separation by Implantation of Oxygen
<b>SNR</b>	Signal-to-Noise Ratio
<b>SOI</b>	Silicon-on-Insulator
<b>STL</b>	Sidewall Transfer Lithography
<b>UTB</b>	Ultra-Thin Body
<b>VCO</b>	Voltage Controlled Oscillator
<b>WKB</b>	Wentzel-Kramers-Brillouin

## List of Appended Papers

- Paper I:** B. G. Malm, **M. Olyaei** and M. Östling, “Low-frequency noise in FinFETs with PtSi Schottky barrier source-drain contacts”, International Conference on Noise and Fluctuations (ICNF), Toronto, June 2011.
- Paper II:** **M. Olyaei**, B. G. Malm, P.-E. Hellström and M. Östling, “Low-frequency noise in high-k LaLuO<sub>3</sub>/TiN MOSFETs”, Solid State Electronics, vol. 78, pp. 51-55, Dec 2012.
- Paper III:** **M. Olyaei**, B. G. Malm, E. Dentoni Litta, P.-E. Hellström and M. Östling, “A study of low-frequency noise in high-k/metal gate stacks with insitu SiO<sub>x</sub> interfacial layer”, International Conference on Noise and Fluctuations (ICNF), Montpellier, June 2013.
- Paper IV:** **M. Olyaei**, B. G. Malm, E. Dentoni Litta, P.-E. Hellström and M. Östling, “Improved low-frequency noise for 0.3 nm EOT thulium silicate interfacial layer”, European Solid State Device Conference (ESSDERC), Venice, Sep 2014
- Paper V:** **M. Olyaei**, E. Dentoni Litta, P.-E. Hellström, M. Östling and B. G. Malm, “Low-frequency noise characterization of ultra-low Equivalent-Oxide-Thickness thulium silicate interfacial layer nMOSFETs”, accepted for publication in IEEE Electron Device Letters, Oct 2015.

## Publications not included in the thesis

- Paper 1:** **M. Olyaei**, B. G. Malm, P.-E. Hellström and M. Östling, “Low-frequency noise in high-k LaLuO<sub>3</sub>/TiN MOSFETs ”, International Semiconductor Device Research Symposium (ISDRS), College Park MD , Dec 2011
- Paper 2:** M. Östling, C. Henkel, E. Dentoni Litta, G. B. Malm, P.-E. Hellström, M. Naiini, **M. Olyaei**, S. Vaziri, O. Bethge, E. Bertagnolli and M. C. Lemme, “Atomic layer deposition-based interface engineering for high-k/metal gate stacks”, Solid State and Intergrated Circuit Technology (ICSICT), Xian, Nov 2012.

## Summary of Appended Papers

**Paper I. Low-frequency noise in FinFETs with PtSi Schottky barrier source-drain contacts.** This paper reports the effect of dopant segregation in low frequency noise of Schottky barrier MOSFETs. As or B dopant segregation has been used as a method to reduce the Schottky barrier height in FinFETs and Ultra-Thin-Body devices (UTBs). Noise studies have been performed on both nMOS and pMOS and n-channel FinFETs. It is shown that the dopant segregation method increases the on-current and decreases the low frequency noise significantly in pMOSFETs. The author has performed 80% of the low-frequency noise characterization and other electrical characterization and, 60% of data analysis and modeling and 50 % writing the manuscript.

**Paper II. Low-frequency noise in high-k LaLuO<sub>3</sub>/TiN MOSFETs.** This paper investigates the low frequency noise in different samples with LaLuO<sub>3</sub> high-k layer with no interfacial layer and LaLuO<sub>3</sub> high-k with SiO<sub>2</sub> interfacial layer. The motivation of this study was to evaluate the quality of LaLuO<sub>3</sub> as a high-k dielectric candidate in MOSFETs. This was the first noise study on LaLuO<sub>3</sub> MOSFETs. The low-frequency noise studies reports a higher noise for LaLuO<sub>3</sub> samples. The extracted trap density is  $2 \times 10^{18}$  for 6 nm and 20 nm high-k samples without an interfacial layer and  $2 \times 10^{17}$  for the sample with a 5 nm SiO<sub>2</sub> interfacial layer. The implementation of a SiO<sub>2</sub> interfacial layer can reduce the noise level significantly. The author has performed 90% of the low frequency noise characterization and other electrical characterization, performed all data analysis and modeling and 90% writing the manuscript.

**Paper III. A study of low-frequency noise in high-k/metal gate stacks with insitu SiO<sub>x</sub> interfacial layer.** In this paper chemical oxide SiO<sub>x</sub> interfacial layers fabricated insitu in the Atomic Layer Deposition (ALD) equipment have been studied. All samples have different SiO<sub>x</sub> thicknesses deposited in the ALD using different reactants such as O<sub>3</sub> and H<sub>2</sub>O and different pulsing schemes and temperatures. This fabrication method provides very uniform and thin layers. Hafnium oxide has been deposited on top in the same ALD. The low frequency noise measurements show higher noise for chemical oxide MOSFETs comparing to the reference exsitu fabricated MOSFET. However the noise level for the H<sub>2</sub>O method is lower than other chemical methods reported. The author has performed 100% of the low frequency noise characterization and other electrical characterizations, 100% data analysis and modeling and 90% writing the

manuscript. The author presented the paper as a poster at ICNF 2013 in Montpellier, France.

**Paper IV. Improved low-frequency noise for 0.3 nm EOT thulium silicate interfacial layer.** This paper investigates the low-frequency noise in MOSFETs with Thulium silicate interfacial layer and thulium oxide as high-k dielectric. This is the first study performed on a non-silicon dioxide interfacial layer with ultra-thin EOT (0.3 nm). The comparison of noise results with state-of-the-art  $\text{SiO}_x\text{-HfO}_2$  benchmark data with thin interlayers shows an improved noise level for nMOSFETs and comparable for pMOSFETs. The author has performed 100% of low-frequency noise characterization and other electrical characterizations, 100% data analysis and modeling and 90% writing the manuscript. The author gave an oral presentation of the paper at ESSDERC 2014 in Venice, Italy.

**Paper V. Low-frequency noise characterization of ultra-low Equivalent-Oxide-Thickness thulium silicate interfacial layer MOSFETs.** This paper includes comprehensive low frequency noise characterization on nMOSFETs with ultra -low EOT TmSiO/HfO<sub>2</sub> gate stacks with 0.65 nm total EOT and TmSiO/Tm<sub>2</sub>O<sub>3</sub> with 1.2 nm total EOT. This is a novel study on MOSFETs with non-silicon dioxide interlayer and ultra-low EOT. These devices show promising low frequency noise properties and reasonable average oxide trap density values. The comparison between these two gate stacks reports lower noise level for TmSiO/Tm<sub>2</sub>O<sub>3</sub> gate stacks which is suggested to be due to the more uniform interface between TmSiO and Tm<sub>2</sub>O<sub>3</sub>. The author has performed 100% of low-frequency noise characterization and other electrical characterizations, 100% data analysis and modeling and 90% writing the manuscript.



# Chapter 1

## Introduction

### 1.1 Background

Semiconductor technology entered a new era with the introduction of Metal-Oxide-Semiconductor-Field-Effect-Transistors (MOSFETs) in 1960s. The MOSFET became the key component in nearly all electronic circuits. In 1965, Gordon Moore predicted that the number of transistors in an integrated circuit (IC) doubles every year [1]. Since then, a great progress is observed in Complementary-Metal-Oxide-Semiconductor (CMOS) technology. In order to fit more transistors in a chip, the dimension of devices shrank, followed by reducing the voltage and current which led to power dissipation reduction per transistor. As the oxide thickness became lower, leakage current increased which started limiting the scaling trend. At this point new materials were needed to enable further scaling. High-k dielectrics were implemented in 2007 providing low Equivalent Oxide Thickness (EOT) while the actual physical thickness is higher solving the tunneling problem [2] [3]. The introduction of high-k dielectrics was the greatest change in CMOS technology since the invention of MOSFETs. Different high-k materials have been studied as an oxide choice for CMOS transistors. Among all, hafnium oxide ( $\text{HfO}_2$ ) together with a thin  $\text{SiO}_2$  interlayer has been commonly used in different technologies. However as further scaling has become challenging, new materials and techniques are required to keep the scaling trend ongoing [4].

Downscaling also brought some undesired effects such as increased low-frequency noise levels in smaller devices. In electronics, noise refers to a random fluctuation in an electrical signal. It cannot be totally eliminated and it sets a lower limit to the smallest detectable signal. In MOSFETs, the noise in low frequency which is called  $1/f$  noise or flicker noise has a power spectral density (PSD) inversely proportional to the frequency [5]. This noise is more significant in lower frequencies but it also affects higher frequencies. In some circuits such as Voltage Controlled Oscillators (VCOs) the  $1/f$  noise is up converted to phase noise which limits the system's ability to separate adjacent channels [6]. Therefore, reducing the low-frequency noise is very important. In order to minimize the  $1/f$  noise, a deep understanding of the sources of this noise in MOSFETs is required. Low-frequency noise in MOSFETs originates from the traps and defects in the oxide or the fluctuations in

the mobility of carriers in the channel due to lattice vibrations. Investigating the  $1/f$  noise helps to get information about the physics of the device.

In this thesis, the main focus is on the study of low frequency noise as a tool to investigate the quality of the dielectrics and the locations of traps. The devices in this work are designed and fabricated in Electrum laboratory at KTH. Most of the devices are double-layer high-k dielectrics with different interlayers and high-k materials. The devices have been characterized and the noise measurement results have been analyzed and suitable noise models have been suggested. The study of low-frequency noise in MOSFETs with novel non-silicon ultra-thin interlayers is presented in this thesis.

## 1.2 Previous work in low-frequency noise

The state of the art work on low-frequency noise contains a great number of papers on high-k dielectric gate stacks. These gate stacks show increased number of traps comparing to the conventional ones with SiO<sub>2</sub> dielectric, therefore the research is mostly pointed towards finding the reasons behind this excessive amount of noise and proper ways to diminish it.

Imec, as one of the leading groups in the field has performed a lot of research on hafnium based oxides and double layer dielectric gate stacks [7] [8] [9]. They have reported SiO<sub>2</sub>/HfO<sub>2</sub> gate stacks with 1 nm total EOT with oxide trap density ( $N_t$ ) around  $5.5 \times 10^{18} \text{ cm}^{-3} \text{ eV}^{-1}$  [10] [11].

Butler *et al* have also published research on noise in high-k gate stacks [12] [13]. They have suggested a modified noise model to include the effect of both layers in double layer gate stacks [14] [15] [16].

Rare earth oxides containing lanthanum, lanthanum lutetium and thulium have been implemented in MOSFETs as high-k dielectric candidates. Research has been performed on low frequency noise in these gate stacks, mostly Lanthanum oxide stacks [17] [18]. Lanthanum lutetium oxide has also been studied by the research group in Julich [19] [20] [21]. Further noise studies on lanthanum lutetium oxide are included in this thesis.

Ghibaudo *et al* have also published papers on low frequency noise in nanoscale MOSFETs and FinFETs [22] [23]. Their results on 28 nm n-channel and p-channel MOSFETs confirmed correlated number and mobility fluctuation for all regions of operation. This led to analytical expression for  $1/f$  noise model enabling the prediction of noise in transistors with any dimension. In [23], low-frequency noise analysis of FinFETs in terms of different channel length and fin width is investigated.

Previously at KTH, low-frequency noise in strained Si and SiGe MOSFETs, SiGe pMOSFETs with Schottky barrier source/drain contacts and MOSFETs with high-k/metal gate stacks had been studied [24].

In this work low-frequency noise in Schottky barrier source/drain UTBs and FinFETs with dopant segregation have been investigated. The  $1/f$  noise research on high-k/metal gate stacks is continued with different structure high-k MOSFETs with different interfacial layers.

## 1.3 Thesis structure

This thesis is organized as follows.

Chapter 2 reviews advanced gate stack MOSFETs and the effect of interfacial layers in these stacks and the quality of the dielectrics by comparing the reported oxide trap densities. In Chapter 3, the fundamental noise sources in electronic devices are described. The emphasis is on the low-frequency part of the spectrum. In Chapter 4, the origin of  $1/f$  noise in MOSFETs is explained in detail. It also includes the modeling for both single layer and double layer gate stacks. Chapter 5 gives a comprehensive sample overview including some process details. This is followed by describing the measurement setup. In Chapter 6, the noise properties of the different gate stacks is summarized and discussed. Finally in Chapter 7 a summary of the work together with main conclusions and future perspective is presented.



## Chapter 2

### Nano-scaled MOSFETs

This chapter gives a summary of the MOSFETs with nano-scale high-k gate stacks previously published. The impact of an interfacial layer (IL) in high-k/metal gate stacks is discussed. Different IL/high-k configurations are compared through their oxide trap density values. The chapter ends with a short introduction of Schottky barrier source/drain contacts and SOI MOSFETs which are also investigated in this thesis.

#### 2.1 High-k metal gate stacks

Since the introduction of metal-oxide-semiconductor-field-effect-transistors (MOSFETs), SiO<sub>2</sub> has been the gate dielectric used in MOS devices for more than 40 years. As semiconductor industry approaches scaling limits, the implementation of high-k dielectrics become necessary to continue the path of Moore's law.

High-k dielectrics, firstly announced by IBM [2] and Intel [3] at 45nm node, enable aggressively scaled EOT, while keeping the leakage current low. This is shown in Fig 2.1 that a thicker high-k dielectric can be used with the EOT corresponding to a very thin SiO<sub>2</sub> layer. Several high-k materials have been under study for a decade, such as Hafnium, Aluminum, Lanthanum and Zirconium base oxides [25] [26] [27]. Most of the high-k dielectrics are unstable on Si [28]. These dielectrics react with Si and form an undesirable interfacial layer which can alter the barrier height. The barrier height or the band offset refers to the alignment of the bands between the Si and oxide. Reducing this barrier height causes emission of carriers leading to gate leakage current. Among all, HfO<sub>2</sub> is the most promising high-k candidate which fulfills the desired properties for CMOS technology. HfO<sub>2</sub> has a relatively high dielectric constant  $k \sim 17-30$ , wide band gap and offsets to Si, good thermal stability and compatibility with conventional CMOS technology.

The gate electrode material choice is also of great importance in device performance mainly in order to set the threshold voltage for both n-channel and p-channel devices. The most promising gate materials to combine with high-k dielectrics are metal gates. Although poly silicon gates were successfully implemented with SiO<sub>2</sub> dielectric, the combination of them with high-k dielectrics

is not a suitable alternative. High-k/poly Si gate transistors show high threshold voltage because of Fermi level pinning at poly Si/high-k interface and also channel mobility degradation. Metal gates can screen the phonon scattering in high-k dielectrics resulting in improved channel mobility. Metal gates can also eliminate poly depletion and resistivity effects arising from polysilicon gates. High-k dielectric metal gates are now an enabling technology for MOSFET advanced gate stacks [29].




Fig. 2.1. Conventional MOSFET with SiO<sub>2</sub> and poly silicon gate stack (a), High-k/Metal gate stack with a thicker dielectric corresponding to the same EOT or lower (b).

### 2.1.1 Implementation of an interfacial layer for high-k MOSFETs

By implementing high-k dielectrics directly on silicon, a higher physical thickness is achieved with the same EOT, however, the interface with silicon is deteriorated compared to SiO<sub>2</sub>. This poor interface causes mobility and reliability issues. The interface quality is defined by the metric interface state density ( $D_{it}$ ).  $D_{it}$  values of high-k dielectric MOSFETs are reported to be in the range of  $6 \times 10^{11}$  and  $5 \times 10^{13}$  [5] [30]. In order to achieve a better interface with silicon, an interfacial layer (IL) is intentionally deposited between the Si channel and high-k layer for interface improvement. Dual layer dielectric stacks contain a high-k layer and an IL layer which ensure both low EOT through top layer high-k dielectric and good interface quality with silicon by using an appropriate IL [31].

The dielectric constant of this IL is usually lower than the high-k dielectric constant, resulting in a higher EOT of the gate stack. Applying this IL can also reduce the gate current since the dielectric constant and band gap are inversely proportional. Although an IL increases the EOT, the better interface reduces the mobility degradation caused by coulomb or interface scattering. Therefore a suitable IL layer with optimized thickness can provide the satisfactory trade-off between EOT and mobility.

The most commonly used IL is SiO<sub>2</sub>, which provides good quality interface with silicon. SiO<sub>x</sub> together with a high-k dielectric offers low EOT gate oxide, with good mobility and interface. In order to follow the scaling trend, the thickness of the IL needs to be lower than 0.5 nm. Achieving thinner SiO<sub>x</sub> is challenging and several techniques have been surveyed in this direction among which IL scavenging is mainly under focus.

IL scavenging was first introduced by Kim *et al.* through applying a Ti over-layer on HfO<sub>2</sub> or ZrO<sub>2</sub> gate dielectrics [32]. Although the technique was modified a lot since then by changing the scavenging elements, process temperature and location of scavenging element, it is still challenging to achieve a thin SiO<sub>x</sub> IL without deteriorating the mobility and the interface.

Alternative materials with higher-k dielectric are thus researched to be substituted as an IL layer by SiO<sub>x</sub>. The most promising high-k IL materials are silicates which provide scaled EOT and reasonable interface state quality and mobility. Lanthanum silicate which has been vastly studied is formed as an IL layer by applying a La<sub>2</sub>O<sub>3</sub> cap on Hf-based high-k layer MOSFETs [33]. The La elements diffuse through the high-k layer after high temperature annealing, forming the silicate layer. This new IL has a higher dielectric constant compared to SiO<sub>2</sub>, contributing to desired lower EOT. Another good candidate among silicates is thulium silicate (TmSiO) which has been recently reported as an IL with reasonably high dielectric constant and promising reliability results. A process flow compatible with gate-last CMOS technology has also been developed for TmSiO IL [34] [35]. This is a great advantage as compatibility to CMOS technology is a major issue in implementing new higher-k ILs. Strontium oxide (SrO) is also a new potential high-k IL which can be deposited before HfO<sub>2</sub> high-k dielectric [36]. In Table 2.1 possible IL alternatives with their respective reported EOTs have been summarized.

Table 2.1. Alternative ILs with respective EOTs.

IL material	IL EOT (nm)
SiO <sub>x</sub> /HfO <sub>2</sub>	0.4-2 [8] [9]
SiON/HfSiON	0.8-1.8 [14]
LaSiO/HfO <sub>2</sub>	0.58-0.62 [33]
TmSiO/Tm <sub>2</sub> O <sub>3</sub>	0.3 [Paper IV and V]
SrO/HfO <sub>2</sub>	0.5-0.6 [36]

### 2.1.2 Oxide trap density in high-k MOSFETs

In Table 2.2 trap density values of dielectric layers with different compositions and thicknesses has been reported. The oxide trap density is the number of traps which exist per unit volume. This metric is used to define the quality of the oxide and it is used vastly in this thesis (Chapter 6). Oxide trap densities are extracted through low-frequency noise measurements. Charge pumping is also a possible method to extract the trap densities; but using this method only the traps close the interface ( $D_{it}$ ) can be extracted [37]. Low-frequency noise measurements are required in order to monitor deep in the oxide [38].

All high-k dielectrics in Table 2.2 are Hf based. The data is taken from published studies in the past 10 years. The samples in this study are not included in this table but discussed in Chapter 6. The results show that oxide trap density is sensitive to the type and thickness of the interfacial layer and the Hf content of the high-k layer. HfO<sub>2</sub> high-k dielectrics shows higher trap density values compared to SiO<sub>2</sub> alternatives. As for dual layers, bringing the HfO<sub>2</sub> layer closer to the Si-SiO<sub>2</sub>

increases the trap density. According to the table, for very thin IL layers (IL < 1nm) higher trap density values is observed. This is further discussed in the dual layer modeling Section 4.4. The results also suggest that adding elements such as ZrO<sub>2</sub> to HfO<sub>2</sub> reduces the oxide trap density value.

Table 2.2. Oxide trap density values of different gate dielectrics.

Dielectric material	IL thickness (nm)	High-k thickness (nm)	Trap density (eV <sup>-1</sup> cm <sup>-3</sup> )
SiO <sub>2</sub> -HfO <sub>2</sub> [9]	0.8	5	5.7x10 <sup>19</sup>
	4.5	5	1.1x10 <sup>18</sup>
SiON-HfSiON [14]	0.8	3	1.82x10 <sup>19</sup>
	1.8	3	2.12x10 <sup>18</sup>
SiO <sub>2</sub> -HfO <sub>2</sub> [30]	1	4.5	1x10 <sup>20</sup>
SiO <sub>2</sub> -ZrO <sub>2</sub> added HfO <sub>2</sub> [39]	1	1.6	8.9x10 <sup>18</sup> -5.1x10 <sup>19</sup>
Chemical SiO <sub>2</sub> -HfO <sub>2</sub>	1	5	9x10 <sup>19</sup>
Native SiO <sub>2</sub> -HfO <sub>2</sub> -HfSiO <sub>x</sub>	3	1.5	2x10 <sup>20</sup>
Thermal SiO <sub>2</sub> -HfO <sub>2</sub> [40]	4.5	5	7.7x10 <sup>17</sup>
HfO <sub>2</sub>	0	3	5x10 <sup>20</sup>
La <sub>2</sub> O <sub>3</sub> -HfO <sub>2</sub> (e beam)	1	3	8x10 <sup>19</sup>
La <sub>2</sub> O <sub>3</sub> -HfO <sub>2</sub> (e beam) [17]	0.5	3	2x10 <sup>20</sup>
SiO <sub>2</sub> -HfO <sub>2</sub> [10]	0.7	2	1.3x10 <sup>19</sup>

## 2.2 Schottky barrier source/drain contacts

A Schottky barrier is formed when a metal and a semiconductor come into contact. Schottky barrier MOSFETs were introduced as an alternative for low series resistance. These MOSFETs are different from the conventional MOSFETs as the source and drain region are metal silicide contacts with a barrier. This barrier might result in higher noise [41]. Barrier height tuning for both electrons and holes is investigated in Paper I. The fabrication is simpler since there is no need for very high thermal steps and source-drain implantation which makes the process more cost efficient. The process is also fully compatible with CMOS technology [42].

## 2.3 Silicon-on-Insulator (SOI) MOSFETs

Silicon-on-Insulator (SOI) is the technology of using an insulator layer between two layers of silicon instead of the conventional silicon substrate in MOSFETs. This design provides a reduction in parasitic capacitances resulting in better device performance. The parasitic capacitances reduce due to isolation from the bulk substrate. Fully depleted (FD) SOI technology is a promising candidate for CMOS technology [43] [44] [45]. In an FDSOI device, the silicon region on top of the buried oxide is so thin that the whole region becomes depleted. In our work the Schottky barrier MOSFETs use SOI substrate and FinFETs are fabricated at the same time. The fin height is determined by the silicon body. These devices are also investigated from a noise perspective in Paper I. In Fig 2.2 Ultra-thin body (UTB) and FinFET is shown which is based on an SOI wafer.




Fig. 2.2. (a) ultra-thin body (b) FinFET-3T1G (adapted from [46]).



## Chapter 3

# Fundamentals of noise in electronic devices

This chapter gives an overview of the fundamental noise sources in electronic devices. Different noise sources such as thermal noise, shot noise, generation-recombination (GR) noise, random-telegraph (RTS) noise and flicker ( $1/f$ ) noise are described.

### 3.1 Background

Noise in electronic circuits is defined as random fluctuations in currents and voltages originating in the physics of devices. This noise is different from other disturbances which are due to external sources, such as 50 Hz wall sockets, light and interferences due to other electrical circuits. External noise can often be identified and eliminated by shielding and filtering. While internal sources of noise cannot be totally removed but can be reduced. This is possible by studying the noise in order to get essential information about the device physics and origin of the noise and find methods to reduce the noise.

The signal to noise (SNR) ratio is an important quantity in electronics which represents the ratio of signal strength to the background noise. Achieving a higher SNR ratio is desirable in electronic circuits. However with downscaling, the supply voltage becomes lower and the internal noise of devices becomes higher leading to a lower SNR.

Noise is a stochastic or random signal. Stochastic signals are not predictable and their future values cannot be accurately calculated. These random signals should be analyzed using probability and statistics. Since the average value of current or voltage over time is zero, the best quantity to define noise is a square quantity which is the power spectral density (PSD) denoted by  $S(f)$ , or equivalently the Fourier transform of autocorrelation function. The unit of  $S(f)$  is  $A^2/Hz$  and  $V^2/Hz$  for PSD of the current noise and voltage noise respectively (equation 3.1).

### 3.2 Thermal noise

Thermal noise which is also called Johnson or Nyquist noise, is the noise due to thermal random motion of carriers in a material. Thermal noise is uniformly distributed across the frequency spectrum and is referred to white noise. Therefore the PSD of this noise is independent of frequency. Considering a piece of material with R resistance and T temperature, the PSD of thermal noise is written as:

$$S_I = 4kT/R \text{ or } S_V = 4kTR \quad (3.1)$$

Where k is the Boltzmann's constant. According to the equation, the PSD of thermal noise is proportional to the absolute temperature and it equals to zero at T=0 [47].

### 3.3 Shot noise

Shot noise results from the fact that electron charge is discrete and the motion of these charges are random and independent of frequency. This type of noise is mostly visible in potential barriers. The spectral density of shot noise is proportional to the average current and unlike the thermal noise, it cannot be reduced by lowering the temperature. The PSD of shot noise is shown as:

$$S_I = 2qI \quad (3.2)$$

where q is the electron charge. The shot noise should be distinguished from the device thermal noise which is always present.

### 3.4 Generation-Recombination noise

Generation-recombination (GR) noise arises due to traps which capture and emit carriers. These traps have energy levels located in the forbidden band-gap. Capture and emission of carriers through these traps causes fluctuations in the number of free carriers. The trapped charge can also cause fluctuations in the mobility, electric field and barrier height. The noise spectral density of generation-recombination noise is a lorentzian. The PSD of GR noise is written as:

$$S_N(f) = 4\Delta N^2 \frac{\tau}{1+(2\pi f)^2\tau^2} \quad (3.3)$$

Where  $\tau$  is the time constant,  $\Delta N$  is the fluctuations in the number of carriers and  $f$  is the frequency. The generation-recombination noise appears when the Fermi level is within a few kT compared to the trap level [48].

### 3.5 Random-telegraph noise

Random-Telegraph-Signal (RTS) noise is a special type of generation-recombination noise which occurs when there are one or a few number of traps which contribute to capture and emission of carriers. Transitions between two or more discrete levels are visible in the current or voltage level over time.

RTS noise is mostly reported in very scaled devices since the performance of these devices are highly affected by even a few numbers of traps. The PSD of RTS noise is also a lorentzian [49]. GR noise is the sum of RTS noise from different trap levels.

### 3.6 1/f noise

Low-frequency noise is also called 1/f noise or flicker and is referred to fluctuations in the current or voltage of electronic devices which has a PSD proportional to  $1/f^\gamma$  with  $\gamma$  close to 1. These fluctuations are mostly significant in lower frequencies. The PSD of flicker noise is given as:

$$S_I = \frac{KI^\beta}{f^\gamma} \quad (3.4)$$

Where K is a constant and  $\beta$  is a current exponent. Considering the conductivity equation:

$$\sigma = nq\mu \quad (3.5)$$

Where  $\mu$  is the mobility and n is the concentration of carriers.

The fluctuations leading to 1/f noise originates from two sources. There are fluctuations in the number of carriers ( $\Delta N$ ) which is related to GR noise or fluctuations in the mobility of carriers ( $\Delta\mu$ ) [50] [51]. The sum of several lorentzians from different traps which are independent makes a 1/f spectrum. In Fig. 3.1 the superposition of four independent GR noise is shown which gives a total 1/f noise spectrum. In Chapter 4, the formal derivation of 1/f noise using the trap time constants is found.




Fig. 3.1. Superposition of four lorentzians resulting in  $1/f$  noise.

In summary, fundamental noise sources, their spectral density and current/voltage dependence have been presented in this chapter. In the following chapters, the focus is mainly on  $1/f$  noise on MOSFETs. Chapter 4 gives a detailed description of  $1/f$  noise sources in MOSFETs followed by noise modeling. In Chapter 5, the sample overview and low-frequency noise measurement set up is explained. Chapter 6 contains the results of noise measurements. GR noise is also investigated in more detail.

# Chapter 4

## 1/f noise in MOSFETs

This chapter addresses the  $1/f$  noise mechanisms in the drain and gate currents in MOSFETs and the models used for these noise sources.

As discussed in Chapter 3,  $1/f$  noise in MOSFETs refers to fluctuations in the low-frequency region with a  $1/f$  spectrum. Low-frequency noise in MOSFETs has been studied for a long time in order to discover the origin of these fluctuations. Two different theories were introduced which discussed the  $1/f$  noise in MOSFETs. The first theory is based on the fluctuations in the number of carriers in the channel. Since the current in MOSFETs flows through a very narrow region, it is sensitive to the traps located at the interface and in the oxide. The other noise theory is based on fluctuations in the mobility of carriers due to different scattering mechanisms. The correlated number and mobility fluctuation theory assumes that the fluctuations in the number of carriers due to traps affect the mobility of carriers in the channel.

### 4.1 Number Fluctuations

The number fluctuation noise theory was originally proposed by McWorther [52] in 1957. This theory is based on fluctuations due to trapping and de-trapping of carriers into and out of the traps of the oxide. This will cause fluctuations in the surface potential and inversion charge density leading to drain current noise. Fig. 4.1 illustrates this theory in schematics. It shows that a trap in the oxide can be filled by the carriers in the channel or a filled trap can be emptied and the charge moves to the channel therefore fluctuations occur in the drain current.

Since the number fluctuations are due to trapping and de-trapping of carriers, the equation for GR noise (equation 3.3) can be used:

$$S_{Q_{ox}} = S_{V_{fb}} C_{ox}^2 = \frac{q^2}{W^2 L^2} 4 \overline{\Delta N_{ox}^2} \frac{\tau}{1 + (2\pi f \tau)^2} \quad (4.1)$$

where  $S_{Q_{ox}}$  is the power spectral density of the oxide charge fluctuations,  $S_{V_{fb}}$  is the power spectral density of the flat band voltage,  $C_{ox}$  is the oxide capacitance,  $q$  is

the electron charge,  $W$  is the width of the gate,  $L$  is the length of the gate,  $\tau$  is the time constant,  $f$  is the frequency, and  $N_{ox}$  is the number of oxide charges.




Fig. 4.1. Schematic of trapping and de-trapping of electrons into and out of the traps which causes fluctuations in the drain current.

Taking into account all traps in the gate oxide [53], the power spectral density will be:

$$S_{Q_{ox}} = \frac{q^2}{W^2 L^2} \int_{E_C}^{E_V} \int_0^W \int_0^L \int_0^{t_{ox}} 4N_t f(E)(1-f(E)) \frac{\tau}{1+(2\pi f\tau)^2} dx dy dz dE \quad (4.2)$$

The probability that the traps are occupied is calculated according to the Fermi-Dirac distribution function:

$$f(E) = [1 + e^{(E-E_{F,n(p)})/KT}]^{-1} \quad (4.3)$$

Assuming that only traps around the quasi-Fermi level contribute to fluctuations:  $f(E)(1-f(E)) = -kT df(E)/dE$  and  $N_t$  is the density of traps at the quasi-Fermi level. The power spectral density turns into:

$$S_{Q_{ox}} = \frac{q^2 kT}{WL} \int_0^{t_{ox}} 4N_t \frac{\tau}{1+(2\pi f\tau)^2} dz \quad (4.4)$$

The trapping time constant through tunneling is calculated as shown below:

$$\tau = \tau_0(E) \cdot e^{z/\lambda} \quad (4.5)$$

where  $\lambda$  is the tunneling attenuation length calculated through the Wentzel-Kramers-Brillouin (WKB) theory:

$$\lambda = \left[ \frac{4\pi}{h} \sqrt{2m^* \phi_B} \right]^{-1} \quad (4.6)$$

where  $h$  is the plank constant,  $m^*$  is the carrier effective mass and  $\varphi_B$  is the barrier height for tunneling in the gate stack material. In this thesis different gate stack materials have been investigated. Tunneling attenuation length has been estimated for TmSiO/Tm<sub>2</sub>O<sub>3</sub> gate stack. This estimation is based on the barrier height of Tm<sub>2</sub>O<sub>3</sub> and average of effective masses of SiO<sub>2</sub> and HfO<sub>2</sub> which is discussed in Section 6.3.

Applying the trapping time constant equation into the power spectral density of the flat-band voltage gives:

$$S_{V_{fb}} = \frac{q^2 k T \lambda N_t}{f^\gamma W L C_{ox}^2} \quad (4.7)$$

where  $\gamma$  is the frequency exponent. If  $\gamma=1$ , the number fluctuation model will show 1/f slope which means that the trap density is uniform in depth. Non-uniform trap density results in deviations in  $\gamma$  [54].

## 4.2 Mobility Fluctuations

The drain current noise can also be a result of fluctuations in the mobility of carriers which was first suggested by Hooge [55] through the following equation:

$$\frac{S_I}{I^2} = \frac{\alpha_H}{f N} \quad (4.8)$$

$$\frac{S_I}{I^2} = \frac{q \alpha_H}{f W L Q_i} \quad (4.9)$$

Where  $Q_i$  is the carrier density and  $\alpha_H$  is the Hooge parameter.

Considering different scattering mechanisms that are present in the MOSFET such as bulk phonon mobility ( $\mu_b$ ), mobility limited by surface acoustic phonon ( $\mu_{ac}$ ), mobility limited by surface roughness scattering ( $\mu_{sr}$ ) and mobility limited by Coulomb scattering ( $\mu_c$ ) according to Matthiessen's rule the effective mobility will be :

$$\frac{1}{\mu_{eff}} = \frac{1}{\mu_b} + \frac{1}{\mu_{ac}} + \frac{1}{\mu_{sr}} + \frac{1}{\mu_c} \quad (4.10)$$

The  $\alpha_H$  does not depend only on material quality but each scattering parameter has an influence on the Hooge parameter. If each scattering parameter has the mobility  $\mu_j$  and the Hooge parameter  $\alpha_{H,j}$ , the total  $\alpha_H$  will be:

$$\alpha_H = \sum_j \frac{\mu_{eff}^2}{\mu_j^2} \alpha_{H,j} \quad (4.11)$$

If carrier density is not uniform along the channel the noise equation will be:

$$\frac{S_I}{I^2} = \frac{q\alpha_H}{fWL} \int_0^L \frac{dx}{Q_i(x)} = \frac{q\alpha_H}{fL^2} \int_0^{V_{DS}} \frac{\mu_{eff}}{I_D} dV = \frac{q\alpha_H \mu_{eff} V_{DS}}{fL^2 I_D} \quad (4.12)$$

where  $I_D$  is the drain current and  $V_{DS}$  is the source-drain voltage. Pure mobility noise fluctuations have previously been reported in pMOSFETs [56] [57]. However as devices shrink, number fluctuation dominates and mobility fluctuations mostly contribute as correlated to number fluctuations which is discussed in the next section. In the devices studied in this thesis, number fluctuations and correlated number and mobility fluctuations are reported.

### 4.3 Correlated number and mobility fluctuations

The number fluctuation noise model has been commonly used specially for nMOSFETs and shows excellent agreements with the results. The 1/f noise in pMOSFETs is mostly explained by mobility fluctuations. However in some MOSFETs neither of the models shows complete agreement and deviations are observed. Therefore, a new theory was introduced to explain the fluctuations in these devices. This theory referred to correlated number and mobility fluctuation theory was suggested by Hung *et al* [58] [59] as the unified model and assumes that the fluctuations that occur due to trapping and detrapping of carriers can also affect the mobility of carriers in the channel. The drain current fluctuations can be evaluated as [60] [61]:

$$\delta I_D = \frac{\partial I_D}{\partial V_{fb}} \delta V_{fb} + \frac{\partial I_D}{\partial \mu_{eff}} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \delta Q_{ox} \quad (4.13)$$

$$\delta I_D = -g_m \delta V_{fb} + \frac{I_D}{\mu_{eff}} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \delta Q_{ox} \quad (4.14)$$

$$\alpha = \frac{1}{\mu_{eff}^2} \frac{\partial \mu_{eff}}{\partial Q_{ox}} \quad (4.15)$$

where  $g_m$  is the transconductance and  $\alpha$  is defined as the mobility parameter. Applying  $\alpha$  in the equation:

$$\delta I_D = -g_m \delta V_{fb} \pm \alpha I_D \mu_{eff} C_{ox} \delta V_{fb} \quad (4.16)$$

$$S_{I_D} = S_{V_{fb}} \left( 1 \pm \frac{\alpha \mu_{eff} C_{ox} I_D}{g_m} \right)^2 g_m^2 \quad (4.17)$$

The correlated number and mobility fluctuation current noise power spectral density contains two terms which the first one is related to the number fluctuation and the second term is the mobility fluctuation correlated to the number fluctuation. The positive sign is used for nMOSFETs and the negative sign is used for pMOSFETs. Different  $\alpha$  values are reported for the correlated model [12] [61] [62]. In this thesis  $\alpha$  values between  $0.4 \times 10^4$  Vs/C [Paper V] to  $1 \times 10^4$  Vs/C [Paper II] have been extracted.

#### 4.4 1/f noise in high-k MOSFETs

Increased low-frequency noise is one of the substantial issues in aggressively scaled MOSFETs with high-k gate dielectric. Studies have shown that measurement of this type of noise is one of the viable tools to investigate properties of the oxide.

High-k dielectrics show higher 1/f noise compared to conventional SiO<sub>2</sub> which is mostly caused by the traps located in the high-k layer or at the high-k dielectric and channel interface.

Applying an IL of SiO<sub>x</sub> has been shown to be inevitable in order to achieve a better oxide interface quality and better thermal stability. In these dual layer gate MOSFETs, the contribution of both layers to the LFN should be considered. LFN measurements in these devices show traps in the IL and the high-k dielectric. The thickness of this IL influences the level of 1/f noise remarkably. As the IL reaches very low thicknesses, the contribution of noise originated from the high-k dielectric becomes so significant that the noise from IL traps can be negligible compared to high-k dielectric traps. It is shown that there is a tradeoff between achieving very thin EOT and having a good quality interface and consequently low LFN.

The unified 1/f noise model was commonly used for high-k gate stacks. This model is considered for single layer gate oxides and traps that are uniformly distributed in the energy gap of the gate dielectric. However since high-k dielectrics are mostly used in multi layers, the unified model is modified to include the effect of different gate stack layers.

For a multilayer gate stack consisting of a high-k layer and an interfacial layer, traps are in both layers so the tunneling distance, the trapping time constant and the trap density should be different. If we assume equation 4.17 for the correlated number and fluctuation model, and split  $N_t$  and  $\gamma$  into two parts referring to the high-k and IL layer due to independent fluctuations, the new  $S_{Id}$  is:

$$S_{Id} = \frac{kT I_d^2}{fWL} \left( \frac{1}{N_{inv}} + \alpha \mu_{eff} \right)^2 \times \left[ \frac{N_{tIL}(E_{fn})}{\gamma_{IL}} A + \frac{N_{tHK}(E_{fn})}{\gamma_{HK}} B \right] \quad (4.18)$$

where  $N_{inv}$  is the inversion carrier density,  $N_{iIL}$  and  $N_{iHK}$  are the oxide trap densities in the IL and high-k dielectric,  $\gamma_{iIL}$  and  $\gamma_{iHK}$  are the tunneling coefficients,  $A=(2/\pi) \tan^{-1}(\omega\tau_0 \exp(\gamma_{iIL}T_{iIL}))$  and  $B=(2/\pi) [\tan^{-1}(\omega\tau_0 \exp(\gamma_{iHK}(T_{iHK}+T_{iIL})) - \tan^{-1}(\omega\tau_0 \exp(\gamma_{iHK}T_{iIL}))]$ ,  $T_{iIL}$  and  $T_{iHK}$  are the thickness of interfacial layer and high-k layer and  $\tau_{iIL}$  and  $\tau_{iHK}$  are the corresponding time constants

If the IL is thick enough,  $T_{iIL} > \sim 4-4.5$  nm, the second term which is regarding the high-k layer becomes negligible and the equation will turn into the unified model equation with the  $N_t$  and  $\gamma$  of IL layer.

If the IL is very thin,  $T_{iIL} < 1$  nm, then the first term which is related to the IL part becomes negligible and the equation will be the unified model for high-k.

This model is suitable for all kinds of double layer MOSFETs considering same energy levels for the traps. It was proposed by Min et al, on HfSiON nMOSFETs with SiON interfacial layer [14].

In equation 4.18 the effect of electric field on the trapping time constant is not accounted which means that the traps are considered to be uniformly distributed in energy. In order to take this into account, a more complicated model is needed. In the new model, the non-uniform trap density profile in the dielectric layers is shown by an exponentially varying function with respect to band energy and distance into the gate dielectric [16] [63]:

$$N_t(E, z) = N_{t0} \exp \left[ \xi(E - E_i) + q\lambda \left( \frac{V_g - V_x}{T_{ox}} \right) z + \eta z \right] \quad (4.19)$$

where

$\xi$ : fitting parameter that defines the energy dependence of traps ( $eV^{-1}$ )

$E_i$ : intrinsic Fermi level at Si/IL ( $eV$ )

$\eta$ : fitting parameter for the density of traps ( $cm^{-1}$ )

$V_g$ : applied gate potential (V)

$V(x)$ : channel potential due to horizontal field at a distance  $x$  from the source varying from 0 to  $V_d$  (drain to source bias)

Equation 4.19 should be considered for high-k and IL separately.

The modified models related to double layer high-k MOSFETs are all derived with the assumption that each trap is independent of the transactions in the other traps. Although these models are quite complicated, they can be simplified for very thin or very thick interlayers. For a double layer gate stack with 2 nm SiO<sub>2</sub> and 3 nm HfO<sub>2</sub>,  $N_{tIL}$  and  $N_{tHK}$  have been extracted to be  $1 \times 10^{17} eV^{-1} cm^{-3}$  and  $3.8 \times 10^{19} eV^{-1} cm^{-3}$  [15].

Double layer MOSFETs have been vastly studied in this thesis [Paper II-V]. However since the interlayers are very thin ( $T_{iIL} \leq 1$  nm), the noise is mostly from the high-k layer and IL layer can be ignored; Therefore the simple noise model have been used [Paper III-V]. In Paper II, the SiO<sub>2</sub> interlayer is nearly 5 nm which is too thick and it almost blocks all the noise form the high-k by preventing tunneling of carriers into the oxide. This makes the simple model still the preferred modeling choice. In order to apply the double layer models, samples are needed with an interfacial layer which is between 1 nm and 5 nm.

## 4.5 Gate current noise

LFN measurements usually refer to low-frequency drain-current noise measurements which is very useful in validating the gate stack quality. Moreover, it is shown that low-frequency gate-current noise measurement is also useful for investigation of the quality of gate stack in MOSFETs in terms of extracting the oxide trap density. Gate-current noise is caused by the tunneling of charges from the channel to the oxide layer and vice versa. These measurements are especially very suitable when the accuracy of the traditional techniques become questionable due to large gate tunneling current.

It is reported that thinner ILs lead to higher gate current noise. This thickness reduction of IL has also the same effect on drain current noise. IL thicknesses reported for gate current noise are below 1 nm [64] [65]. Gate current noise is more sensitive to traps close to the gate side since they can influence the carrier tunneling while these traps which are located far from the channel interface have a small effect on drain current noise. Therefore, performing gate current noise measurements together with drain current noise measurements provides complementary information about the gate stack quality. In this thesis for reliable noise measurements, the drain current is selected carefully so that the gate current is at least one order of magnitude lower in order to eliminate the effect of gate current noise. Gate current noise studies were also conducted on the devices under study, but it were severely limited by oxide reliability issues.



# Chapter 5

## Process details and experimental set-up

The first aim of this chapter is to give a comprehensive overview of the investigated samples. Wafers were fabricated in-house at KTH and different technologies were used, including UTB SOI devices (short channel and FinFETs) and also bulk devices with a so-called gate last flow and longer channels. The gate last flow was suitable for studies of novel Atomic Layer Deposition (ALD) schemes. The samples include reference wafers, with high quality thermal SiO<sub>2</sub> gates on both UTB SOI and bulk. Other samples are double layer high-k dielectrics on bulk with different high-k and IL materials and thicknesses.

The second part refers to the experimental setup for low-frequency noise measurements and on-wafer IV/CV characterization and describes the details of different measurements. The choice of suitable low-noise amplifiers for MOSFET  $1/f$  noise measurements is discussed. The bias conditions, influence of gate current, fitting of spectra to  $1/f$  and GR etc are exemplified and motivated.

### 5.1 Device Fabrication

#### 5.2.1 UTB SOI Technology

The samples that were studied in Papers I and II were fabricated using UTB SOI technology. This allowed short channel devices, FinFETs and double layer high-k dielectrics. Two different types of studies were conducted, the first looked at influence of SB source/drain on  $1/f$  noise and the other investigated the integration of La<sub>2</sub>O<sub>3</sub> as a possible high-k dielectric for CMOS technology.

Schottky barrier FINFETs and Ultra-Thin-Body (UTB) devices were fabricated with different Ar or B dopant segregation. In Fig. 5.1, the SEM top view of the fin channel and gate is shown. The fins were formed by sidewall transfer lithography (STL) with fin dimensions, 30 nm wide and 24 nm high. The fabrication process is shown in summary in Fig. 5.2. Details of the process are described in Paper I and [66].




Fig. 5.1 Top view SEM of the device after defining the gate on the Fin channel [66].




Fig. 5.2 Fabrication process of Schottky barrier [67].

The Fabrication of  $\text{LaLuO}_3$  samples is similar to UTB SOI process mentioned in the previous section, the main difference lies in the gate stack formation. There are four wafers with different gate stack compositions. High-k dielectrics were deposited by Molecular Beam Epitaxy (MBE). The first wafer referred to the reference wafer has a 5 nm  $\text{SiO}_2$  dielectric and no high-k. In the other wafer, high-k1, a 6 nm  $\text{LaLuO}_3$  is deposited on top of the  $\text{SiO}_2$ . The next two wafers,

high-k2 and high-k3 have only a high-k LaLuO<sub>3</sub> dielectric with 6 nm and 20 nm thicknesses respectively with no interfacial layer. The cross section of these gate stacks is shown in Fig. 5.3.

The samples are designed with different thicknesses which is very interesting from a low-frequency noise point of view. This is investigated in Chapter 6 showing the influence of the interfacial layer and different thicknesses of high-k material in the resulting low-frequency noise.

TiN metal gates were deposited by sputtering on all the samples. Further fabrication details are explained in Paper II.




Fig. 5.3 Gate stack schematic of Reference, high-k1, high-k2 and high-k3 (not to scale).

### 5.2.2 Bulk Si gate last technology

The remaining samples studied in this thesis (Papers III, IV and V) were bulk silicon wafers. The fabrication method was changed from gate first to gate last. The gate last process is beneficial in providing better quality high-k gate stacks by limiting the thermal budget. The main drawback is that only rather long channel devices ( $\sim 3 \mu\text{m}$ ) could be fabricated.

The first group is double layer gate dielectrics with chemical SiO<sub>x</sub> interlayer with an HfO<sub>2</sub> high-k dielectric. In these devices the IL layers were fabricated in situ in the ALD using different oxidizing agents. Ozone and water have been used as oxidizing agents in first and second wafer. In the other wafer a pulsed sequence is applied with Argon purge. Depositing the IL in the ALD can provide very thin and uniform layers. Since the high-k deposition is performed in the same ALD, the wafer would not be exposed to air and will get less contaminated. A Reference wafer with an exsitu SiO<sub>2</sub> IL was also used for comparison.

These samples all differ in the IL thickness. A 3.5 nm HfO<sub>2</sub> high-k was deposited on all wafers. The fabrication process in detail is described in [68]. A cross section of these gate stacks is shown in Fig. 5.4. The samples are studied from low-frequency noise point of view in Chapter 6.




Fig. 5.4. Gate stack schematic. 3.5 nm  $\text{HfO}_2$  layer, different  $\text{SiO}_x$  IL from 0.4 nm to 1 nm.

In the last two Papers,  $\text{TmSiO}$  as a new interlayer was introduced as a candidate to replace the conventional  $\text{SiO}_2$ . This novel non-silicon dioxide dielectric is fabricated through RTA of  $\text{Tm}_2\text{O}_3$  that was deposited in ALD. The annealing process forms a  $\text{TmSiO}$  layer. The thickness of this layer depends on the degree and duration of annealing. In the samples under study the thickness of  $\text{TmSiO}$  was 0.9 nm which corresponds to an EOT of 0.3 nm. This has been achieved through RTA at 550 °C in  $\text{N}_2$ . The unreacted 3.5 nm (0.9 nm EOT)  $\text{Tm}_2\text{O}_3$  is used as a high-k dielectric. For the other set of samples, the  $\text{Tm}_2\text{O}_3$  layer was selectively etched in  $\text{H}_2\text{SO}_4$  and 2 nm  $\text{HfO}_2$  deposited in ALD. The fabrication process is described in detail in [34] [35] [69] [70]. The total EOT was 1.2 nm for  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  gate stack and 0.65 nm for  $\text{TmSiO}/\text{HfO}_2$  gate stack. The gate stack cross sections are shown in Fig. 5. 5.




Fig 5.5 Gate stack schematic of  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  (a) and  $\text{TmSiO}/\text{HfO}_2$  (b).

An overview of all double layer high-k samples is found in Table 5.2, containing the high-k and IL materials and thicknesses, IL and total EOTs, the substrate material and fabrication methods used. The thinnest IL EOT is 0.3 nm (Physical thickness: 0.9 nm) which refers to  $\text{TmSiO}$  interlayer. The thinnest total EOT is around 0.65 nm in the gate stack using the same  $\text{TmSiO}$  interlayer with  $\text{HfO}_2$  as high-k dielectric. The high-k 2 wafer with  $\text{LaLuO}_3$  high-k and no interfacial layer corresponds to a total EOT of 0.8 nm which is the next lowest total EOT. The equivalent EOT is calculated through equation 5.1. Other thin interlayers ( $T_{\text{IL}} < 0.5$  nm) are silicon-dioxide layers fabricated insitu in the ALD equipment.

$$EOT = t_{high-k} \left( \frac{K_{SiO_2}}{K_{high-k}} \right) \quad (5.1)$$

Table 5.2. Overview of all double layer high-k samples in this thesis.

samples	High-k material	High-k thickness (nm)	IL material	IL thickness (nm)	Total EOT (nm)	Fabrication method	Substrate material
High-k 1	LaLuO <sub>3</sub>	6	SiO <sub>2</sub>	5	5.8	Gate first	SOI
High-k 2	LaLuO <sub>3</sub>	6	-	-	0.8	Gate first	SOI
High-k 3	LaLuO <sub>3</sub>	20	-	-	2.6	Gate first	SOI
Etch back	HfO <sub>2</sub>	3.5	SiO <sub>x</sub>	1	1.7	Gate Last	Bulk Si
H <sub>2</sub> O	HfO <sub>2</sub>	3.5	SiO <sub>x</sub>	0.5	1.2	Gate last	Bulk Si
Pulsed	HfO <sub>2</sub>	3.5	SiO <sub>x</sub>	0.45	1.15	Gate last	Bulk Si
O <sub>3</sub>	HfO <sub>2</sub>	3.5	SiO <sub>x</sub>	0.4	1.1	Gate last	Bulk Si
TmSiO/Tm <sub>2</sub> O <sub>3</sub>	Tm <sub>2</sub> O <sub>3</sub>	3	TmSiO	0.9 (0.3 EOT)	1.2	Gate last	Bulk Si
TmSiO/HfO <sub>2</sub>	HfO <sub>2</sub>	2.5	TmSiO	0.9 (0.3 EOT)	0.65	Gate last	Bulk Si

## 5.2 Measurement set-up

### 5.2.1 IV measurements

For a proper noise measurement, in the first step, an IV measurement is required in order to evaluate the device performance. Through IV measurements, the threshold voltage ( $V_t$ ), transconductance ( $g_m = \partial I_D / \partial V_{GS}$ ), subthreshold slope and the leakage current will be obtained. It should be noted that leakage current refers to the gate current that is expected to be quite high since we are dealing with very low EOTs. It is very important that the devices which are selected for noise measurements have low enough leakage current so that the drain current noise is monitored during measurements. The selected devices all have a leakage current which is at least  $10^3$  times lower than the drain current. The IV measurements were carried out with a cascade microtech probe station with shielded

microchamber and temperature controlled chuck connected to a Keithley parameter analyzer. A typical IV plot is shown in fig. 5.6 for both nMOSFETs and pMOSFETs on TmSiO/Tm<sub>2</sub>O<sub>3</sub> samples. The plot shows symmetric drain currents and source currents. The gate current is low enough in this gate voltage range in order to measure 1/f noise. The subthreshold slope is around 70 mV/dec.




Fig 5.6. Normalized current versus gate voltage for nMOSFETs and pMOSFETs  $W \times L = 10 \times 3 \mu\text{m}^2$

### 5.2.2 CV measurements

CV measurements were also performed on devices under study. By measuring the oxide capacitance, the thickness of the oxide dielectric was extracted. This capacitance is the gate-bulk capacitance ( $C_{gb}$ ) which was measured with an HP 4284A CV meter. By performing this measurement the EOT can be extracted through fitting the measured gate-to-bulk CV curves using the CVC fitting tool [71]. The gate-channel capacitance ( $C_{gc}$ ) which is also shown in Fig. 5.7 is used to find inversion charge in the mobility extractions.




Fig. 5.7.  $C_{GB}$  and  $C_{GC}$  curves for nMOSFETs and CVC fitting of the  $C_{GB}$  data [69].

### 5.2.3 Noise measurements

The measurement of low-frequency noise is very sensitive, since the measured noise power is low. These measurements could be affected by the undesired disturbances from other electronic devices in the lab, the light and RF/microwave signals. Therefore the set-up should be designed carefully and proper shielding should also be used.

The measurements were performed by placing the wafer in a shielded cascade probe station connected by Triax/BNC cables to a low noise amplifier with biasing voltage. This low noise amplifier is needed in order to amplify the device noise. This amplifier is connected to the spectrum analyzer to measure the power spectral density. The amplifier and spectrum analyzer add noise to the measurements. This noise sets a limit to the measurable device noise. Therefore amplifiers with ultra-low input noise should be selected. The collected noise data is then transferred to a PC for further analysis.

Two amplifiers were used for measurements in this thesis. The first set up includes a Femto DLCPA-200 low-noise current (transimpedance) amplifier which is biased with a battery powered network used in Paper I. The other setup contains a programmable biasing amplifier (PBA) and a low-noise power supply by Synergie concept used for measurements in Papers II to V. The noise set-up for the second amplifier is shown in Fig 5.8.

The gain of the amplifiers can be adjusted for each measurement. For devices with lower noise level a higher gain setting is used so that the noise level will be distinguished from the noise floor. The noise floor refers to the level of background noise in the system which is always present even if the device is not biased. In order to select the proper gain, different gain settings were examined. For the devices under study, amplifier gains of  $10^{-4}$  to  $10^{-6}$  (A/V) have been used. The performance depending on gain setting taken from the data sheet of both amplifiers is shown in Table 5.3. The equivalent input noise current defines the limit of the lowest current noise that can be measured reliably. The requirements for a proper amplifier for this type of measurements are variable gain, ultra-low input noise and sufficient frequency range (up to  $10^5$  Hz is used in these measurements).




Fig. 5.8. Noise measurement set-up.

Table 5.3. Performance depending on gain setting derived from Femto DLCPA-200 and PBA2 data sheets.

Gain (V/A)	$10^3$		$10^4$		$10^5$		$10^6$		$10^7$	
	Femto	PBA	Femto	PBA	Femto	PBA	Femto	PBA	Femto	PBA
Equivalent input noise current ( $/\text{Hz}^{1/2}$ )	20 pA	200 pA	2.3 pA	98.2 pA	460 fA	10.1 pA	130 fA	1.1 pA	43 fA	168 fA
Upper cut-off frequency	500 kHz	500 kHz	500 kHz	480 kHz	400 kHz	510 kHz	200 kHz	290 kHz	45 kHz	138 kHz
Max biasing current	10 mA	10 mA	1 mA	10 mA	0.1 mA	1 mA	10 $\mu\text{A}$	100 $\mu\text{A}$	1 $\mu\text{A}$	10 $\mu\text{A}$

Using the power supply, the MOSFETs can be measured at different gate and drain bias voltages. Most of the measurements are performed in the linear region of operation with low drain-source voltage. Some measurements have also been carried out in the saturation region at  $V_{DS}=1$  V. In Fig 5.9, the programmable biasing amplifier is shown together with the power supply. The connections to the device are also indicated with arrows to the drain, gate and the spectrum analyzer. A software program comes together with the PBA and power supply called NoisySimple which sets the gain of the amplifier and the drain and gate bias.




Fig. 5.9. Programmable biasing amplifier (PBA) and power supply.

The spectrum analyzer is controlled through a LabVIEW program where the user can specify the settings of the spectrum analyzer such as frequency span, range and number of averages taken. The spectrum analyzer takes averages to perform these measurements. Therefore noise measurements are usually slow and each measurement takes around 1-2 minutes depending on the number of averages taken and the gate bias range. During noise measurements, the device was normally biased for few minutes to measure a larger frequency range. In some devices this caused degradation in the gate oxide leading to device damage. Therefore IV measurements were performed both before and after measurements to monitor the gate current. The damaged devices were excluded from the study. For other devices included in the study, a small shift in the threshold voltage was observed normally. The shift could even appear after simple IV measurements. Therefore the noise level can slightly vary with each measurement.

In order to increase the resolution, the frequency regions are split into small regions of one/two decades of frequency. The final power spectral density is shown for a typical device in Fig 5.10. The depicted power spectral density by the spectrum analyzer is in dBm which shows the noise of the device including the amplifier gain. To calculate the noise of the device itself, that power is converted to Watt and divided by the square of gain. This figure is shown for different gate voltage overdrives at a constant drain voltage of 50 mV. It is shown that the noise level depends on the gate bias and increases with increasing the gate voltage. The 50 Hz peak is also visible in the plot together with the harmonics. For each bias point (gate voltage setting), a line with the form of  $1/f$  is fitted to the measurement curve. Then the data is taken at  $f=10$  Hz for further analysis and comparisons. For some devices showing GR noise, this noise is also fitted. The fitting have been performed manually with a few trials. For devices showing GR noise, equation 3.3 was fitted on top of  $1/f$  noise. Using this fitting, the corner frequency has also been calculated. Corner frequency refers to the frequency peak which is used for the time constant extraction. Using the fitting line, the problem of 50 Hz peak and its

harmonics can be solved. An example of fitting is depicted in Fig 5.11 for  $1/f$  noise and white noise and in Fig 5.12 for GR noise,  $1/f$  noise and white noise. In Fig. 5.12, the quantity of the y-axis represents  $f^*S_{id}$  which is plotted over the frequency. The peak of the curve represents the corner frequency.




Fig 5.10. Typical drain current noise power spectral density (PSD) for nMOSFET with  $W \times L = 10 \times 3 \mu\text{m}^2$ . [Paper III]




Fig 5.11. Fitting  $1/f$  and white noise to a typical measurement plot.




Fig 5.12. Fitting GR,  $1/f$  and white noise to a typical measurement plot.



# Chapter 6

## Noise results and discussion

In this chapter, the low-frequency noise performance of different MOSFETs is summarized. The first group of devices is Schottky barrier nMOSFETs and pMOSFETs and n-type FinFETs. The major part of the devices is double layer high-k MOSFETs with different IL and high-k dielectrics. These devices include novel MOSFETs with high-k IL (TmSiO) with ultra-low EOT, very thin chemical SiO<sub>2</sub> IL and LaLuO<sub>3</sub> MOSFETs with no IL. The chapter contains the measurement results, modeling of the noise measurements followed by analysis of the results and discussion. The oxide trap density is an important metric that gives information in this study. The actual slope of  $1/f$  noise spectrum and normalized current noise values taken at specific frequencies are also other important metrics. For each noise spectrum  $1/f$  was carefully calculated through curve-fitting at low frequency. In most devices  $\gamma$  was between 0.8 to 1.2, in few devices  $\gamma$  was found to be between 1.5 and 2 which shows the occurrence of GR noise. This is studied in detail in Section 6.3. Several devices have been measured on each sample so it was possible to calculate an average of measurements which was typically based on 5-6 devices.

### 6.1 Short channel device Schottky barriers (Paper I)

Schottky barrier source/drain is a promising solution for low-resistive contacts in CMOS technology. However, more noise is generated in SB MOSFETs compared to conventional MOSFETs due to formation of the metallic source-drain. The barrier height has a significant effect on IV characteristics and measured low frequency noise. Previous studies on SB MOSFETs reported high NiSi and PtSi electron barriers [72] [73]. Dopant segregation can be used as an effective method to reduce the barrier height [74]. PtSi Schottky barrier MOSFETs were implanted with As or B in order to lower the barrier height. The study includes nMOS and pMOS and nMOS FinFETs. In Table 6.1, it is shown that the barrier height has been lowered with dopant segregation [66]. Comparing this PtSi Schottky barrier with other Schottky barriers such as NiSi shows that the barrier height for holes is

lower for PtSi which gets even lower after dopant segregation. The barrier height for electrons has been shown to be high for both NiSi and PtSi Schottky barriers from previous studies [41] [72]. This has been reduced significantly for PtSi samples with dopant segregation.

Table 6.1 Barrier heights with and without dopant segregation.

	p-type barrier height $\phi_{Bp}$ (eV)	n-type barrier height $\phi_{Bn}$ (eV)
Before dopant segregation	0.2	0.88
After dopant segregation	0.1	0.2
NiSi [72]		0.64
PtSi [72]		0.93
NiSi SB [41]	0.45	

Noise measurements were carried out on both UTB and FinFETs. N-channel devices with high barrier were difficult to measure due to very low drain current. P-channel UTB devices with Boron implantation were compared to UTB devices with no dopant segregation. The IV measurements in Fig 6.1 show that the on-current is limited by the Schottky-barrier. The measurements were performed in both forward and reverse direction. A slight asymmetry can be observed in the forward and reverse on-current which is related to the position of PtSi to the channel interface.




Fig. 6.1. IV characteristics of p-channel UTB devices with  $W=25 \mu\text{m}$  and  $L=90 \text{ nm}$  with dopant segregation at forward and reverse bias shown with circles. P-channel UTBs with  $W=6 \mu\text{m}$  and  $L=90 \text{ nm}$  with B implantation shown with square symbols [Paper I].

Low-frequency noise measurements were performed on UTBs with  $W=6 \mu\text{m}$  and  $L=90 \text{ nm}$ . The measurements show a  $1/f^\gamma$  slope with  $\gamma$  close to 1. The normalized drain current noise versus the drain current is shown in Fig. 6.2. The plot shows that the noise level is reduced for low barrier device with dopant segregation for

both n-type and p-type devices. The increased noise at higher drain currents for the pmos low barrier is a result of high series resistance or additional gate current noise in low EOT devices. A slight variation is seen in the normalized noise of the forward and the reverse configuration in a p-channel UTB FET.

Low-frequency noise has also been measured on n-type SB FinFETs. Previous work has been published on SB FinFETs [75] [76] but no noise study was reported to the best of author's knowledge. The measurements show a higher noise level for FinFETs compared to UTBs which is related to the special gate structure of these devices. The small gate area and traps in the sidewall gate oxide were found to be the main noise source in FinFETs [77].

In future work this can be improved by optimizing the interface composition. Further work on Schottky-barriers can include improvements in SB contacts in order to reduce the difference between reverse and forward bias. Temperature noise measurements can also be a possible future work. The high barrier devices with very low current can be measured at elevated temperatures since it will lower the barrier and increase the current. Finally, NiPtSi Schottky barriers have shown extremely low contact resistance and therefore low barrier [78]. A comprehensive low-frequency noise analysis on such devices could give useful information about the quality of these barriers.




Fig. 6.2. Normalized low-frequency noise versus current for low barrier n-channel UTB FET with  $L=0.5\ \mu\text{m}$  and  $W=10\ \mu\text{m}$  (shown with square symbols) and p-channel UTB FETs with  $L=90\ \text{nm}$  and  $W=25\ \mu\text{m}$  at forward and reverse bias (shown with triangle symbols) and low barrier p-channel with  $L=90\ \text{nm}$  and  $W=6\ \mu\text{m}$  (shown with circles) at  $V_{DS}=50\ \text{mV}$  and  $f=10\ \text{Hz}$ .

## 6.2 Double layer high-k gate stacks

The MOSFETs under study in this part are advanced gate stacks which mostly contain double layer dielectrics with a high-k and an interfacial layer.  $\text{LaLuO}_3$  is introduced as a new high-k dielectric. This dielectric is implemented with no interfacial layer on silicon. In the next section chemically fabricated silicon dioxide interlayers are studied. These oxides are fabricated layer by layer in the ALD

which result in very thin and uniform interlayers. TmSiO as a novel high-k interlayer is implemented allowing low EOT with higher physical thickness. This IL is used together with Tm<sub>2</sub>O<sub>3</sub> and HfO<sub>2</sub> high-k dielectrics. Different IV, CV and noise measurements have been performed on these devices which are summarized below.

### 6.2.1 LaLuO<sub>3</sub> high-k MOSFETs (Paper II)

Hafnium based MOSFETs with an SiO<sub>2</sub> interfacial layer have been commonly used in CMOS technology. However since further scaling became challenging, the possibility of integrating new high-k materials or high-k dielectrics with no interfacial layer has been investigated. Previously it has been shown that La-aluminate has been directly fabricated on Si with no IL [79]. In this study a new high-k dielectric (LaLuO<sub>3</sub>) with no IL is studied. LaLuO<sub>3</sub> with an optical bandgap of 5.2 eV and symmetrical 2.1 eV conduction and valence band offset to Si is implemented as a higher-k dielectric with  $k \sim 30$ . The high-k value of this dielectric together with no IL leads to very scaled EOT of 0.8 nm. The thermodynamic stability is reported to be around 1000°C which can be an advantage in the gate-first process [80] [81].

In this study low-frequency noise analysis has been carried out in order to examine the quality of this promising oxide. Different gate stack configurations with LaLuO<sub>3</sub> as high-k and SiO<sub>2</sub> as interfacial layer and samples with no interfacial layer have been investigated which have been described in detail in section 5.2.2. A reference wafer is also used with only SiO<sub>2</sub> as dielectric which is very useful for comparisons. These devices follow the same SOI technology with SB as used in Paper I.

Channel mobility is measured through drain conductance method and  $N_{inv}$  is obtained from the split-CV measurements. Large area devices ( $W=50 \mu\text{m}$  and  $L=3 \mu\text{m}$ ) were selected for mobility measurements. The extracted mobility versus inversion charge density is shown in Fig 6.3. As shown in the figure, when the LaLuO<sub>3</sub> layer is placed on top of the Si, the mobility degrades for high-k 2 and high-k 3 due to increased number of traps and further Coulomb scattering in the high-k dielectric. The mobility measurement on different devices on high-k 1 shows some variation in the effective mobility.




Fig 6.3. mobility versus inversion charge density.

The low-frequency noise measurements were performed using a programmable biasing amplifier (PBA) with an external low noise power supply shown in section 5.2.3. The measured devices have  $0.35\ \mu\text{m}$ ,  $0.5\ \mu\text{m}$  and  $1\ \mu\text{m}$  gate lengths and  $10\ \mu\text{m}$  and  $50\ \mu\text{m}$  gate widths. The transistors were measured at different gate voltages from subthreshold to strong inversion and two different drain voltages ( $V_{DS}=50\ \text{mV}$  and  $V_{DS}=1\ \text{V}$ ). The power spectral density of a typical nMOSFET measured at three different gate voltage overdrives in the frequency range between  $1\ \text{Hz}$  and  $100\ \text{Hz}$  is shown in fig 6.4. The plot shows that the drain current noise increases with increasing gate voltage. The low frequency noise at each gate voltage overdrive level shows a slope of  $1/f$ .




Fig 6.4. Drain current noise PSD for nMOSFET  $W=10\ \mu\text{m}$  and  $L=0.5\ \mu\text{m}$  for three different gate voltages.

Different devices with the same geometries have been measured on all four samples to confirm the reproducibility of the measurements. The noise level for different geometries has also been investigated. This is shown in Fig. 6.5 representing different area devices on the high-k-1 sample. The legend of the figure refers to the width and length of the devices respectively. Both  $W$  and  $L$  were varied to obtain different geometries. The figure shows higher noise level for smaller gate area devices measured at lower  $V_{DS}$  which is confirmed by the noise equation 6.1.




Fig 6.5. Normalized drain current noise versus drain current for different gate dimension on high-k 1 wafer taken at  $V_{DS}= 50$  mV( circle symbols) and  $V_{DS}= 1V$  ( triangle symbols) and  $f=10$  Hz.

The normalized drain current noise versus drain current plots for all three samples were compared to  $(g_m/I_D)^2$  and  $1/I_D$  to fit a proper model to the measurements. The close agreement between the results and  $(g_m/I_D)^2$  suggests the correlated number and mobility fluctuation model for these samples. In this model it is assumed that the charged traps cause fluctuations in the mobility.  $N_t$  and  $\alpha$  were extracted for these four samples according to equation 6.1.

$$\frac{S_{ID}}{I_D^2} = \frac{q^2 k T \lambda N_t}{W L C_{ox}^2 f^\gamma} \frac{g_m^2}{I_D^2} \left(1 + \frac{\alpha \mu_{eff} C_{ox} I_D}{g_m}\right)^2 \quad (6.1)$$

The calculated  $N_t$  is  $1 \times 10^{17}$ ,  $2 \times 10^{17}$ ,  $2 \times 10^{18}$  and  $2 \times 10^{18}$   $eV^{-1} cm^{-3}$  for the reference, high-k 1, high-k 2 and high-k 3 respectively. The extracted mobility parameter  $\alpha$  is  $1 \times 10^4$  Vs/C. As expected the effective trap density is higher for the high-k wafers which is related to higher number of traps in the high-k dielectric. However it should be noted that in these samples the high-k is implemented without any interfacial layer. Previous studies on implementation of new high-k dielectrics such as  $ZrO_2$  added  $HfO_2$  and  $La_2O_3-HfO_2$  MOSFETs has reported  $N_t$  values of  $8.9 \times 10^{18}$  to  $2 \times 10^{20}$  [17] [39]. In high-k 1, the high-k dielectric is separated from the silicon substrate with an interfacial layer of 5 nm  $SiO_2$ . This interfacial layer has effectively blocked the noise from the high-k and  $N_t$  has been reduced an order of magnitude. Since these samples have the same Schottky barrier technology as

Paper I, the oxide trap density results confirm that the Schottky barrier does not add any extra noise to the MOSFET.




Fig 6.6. Normalized input gate voltage noise versus  $I_D/g_m$  taken from nMOSFETs with  $W=10 \mu m$ ,  $L=1 \mu m$  from all four samples.

In Fig 6.6, the input referred gate voltage noise which is normalized to the oxide capacitance is depicted versus  $I_D/g_m$ .

The reference wafer without any high-k shows lower noise. High-k 2 and high-k 3 show the highest noise resulted from the traps in the high-k. For high-k 1, the  $SiO_2$  interfacial layer has blocked the noise from the high-k layer and decreased the noise level significantly. However the  $SiO_2$  IL used is rather thick to be used and results in high total EOT. For a proper comparison to state-of-the-art hafnium-based gate stacks, samples with  $LaLuO_3$  high-k dielectric are needed with a thin enough  $SiO_2$  interlayer. Yet the noise level of the high-k 2 and high-k 3 samples are shown to be an order of magnitude higher. This is comparable to  $HfO_2$  samples, showing that this higher-k dielectric can be a possible candidate for future CMOS technology.

In order to complete the study, samples with different IL thicknesses are needed, such as samples with  $IL < 1 \text{ nm}$  and  $1 \text{ nm} < IL < 2 \text{ nm}$ . Studies on these samples according to the modeling discussion in section 4.4, will give information on noise contribution from both the IL and high-k layer.

### 6.2.2 Chemical oxide $SiO_x$ (Paper III)

In advanced gate stacks with a high-k layer, the implementation of an interfacial layer is necessary for a better interface quality. The thickness of this IL has a significant effect on the low-frequency noise level.  $SiO_2$  have been widely used as an IL layer. This oxide can be fabricated both using thermal and chemical

methods. In an exsitu thermal method, the oxide layer is grown thermally and etched back to the desired thickness. This method was commonly used for fabrication of IL  $\text{SiO}_2$ . However in order to achieve a thin  $\text{SiO}_2$  layer, this method can no longer be used and chemical methods are needed.  $\text{SiO}_2$  interlayers which were fabricated using ozone based chemical methods have been reported previously [9] [10]. In this study, the IL is fabricated insitu, in the same Atomic Layer Deposition (ALD) as the high-k layer. Deposition at low temperature in ALD allows thin and uniform IL layers. Since the deposition of high-k is performed in the same ALD, the wafer will not be exposed to air leading to less contamination compared to exsitu methods.

In this study, four wafers are investigated with high-k  $\text{HfO}_2$  layer and  $\text{SiO}_x$  interfacial layer with different thicknesses. The details are explained in section 5.2.3.

The low-frequency noise measurements were performed on nMOSFETs with  $L=3\ \mu\text{m}$ ,  $L=10\ \mu\text{m}$  and  $W=10\ \mu\text{m}$ . The gate voltage is ranged from 0.6 V to 1.2 V at a fixed drain voltage  $V_{DS}=50\ \text{mV}$ .

DC measurements using parameter analyzer defines DC properties such as gate leakage, transconductance ( $g_m$ ) and threshold voltage ( $V_t$ ) as shown in Chapter 5. Reasonable  $I_D-V_G$  curves were obtained for all samples. Even though the insitu samples have higher gate current, the gate voltage was limited for noise measurements to include the drain current regions which are an order of magnitude higher than the gate current. In Fig. 6.7, the gate current density versus gate voltage is depicted for all four samples. The insitu samples show higher gate current leakage which is a result of their very thin  $\text{SiO}_x$  interlayer.




Fig 6.7. Gate current density versus gate voltage on nMOSFETs with  $W \times L = 10 \times 3\ \mu\text{m}^2$  and  $V_{DS} = 50\ \text{mV}$ .

Noise measurements on these devices show  $1/f^\gamma$  dependence for all samples with  $\gamma$  close to 1. The noise spectrum of an nMOSFET on pulsed wafer with  $W=10\ \mu\text{m}$  and  $L=3\ \mu\text{m}$  in the linear region has been shown in Chapter 5, Fig 5.8.

To compare the four samples, the effective density of traps has been extracted using the following equation which is derived from equation 4.7:

$$N_t = \frac{S_{id}(V_{GS} - V_t)^2 \lambda C_{EOT}^2 W L f}{q^2 k T I_D^2} \quad (6.2)$$

In this equation,  $g_m$  is assumed to be  $I_D / (V_{GS} - V_t)$  and  $\lambda = 0.5 \times 10^8 \text{ cm}^{-1}$  for  $\text{HfO}_2$ . This equation is different from equation 6.1, as it contains only the number fluctuation part.

The trap density increases as the interfacial layer decreases. The extracted  $N_t$  values are  $7 \times 10^{18}$ ,  $1 \times 10^{19}$ ,  $2 \times 10^{19}$  and  $4.8 \times 10^{19} \text{ eV}^{-1} \text{ cm}^{-3}$  for etchback,  $\text{H}_2\text{O}$ , pulsed and  $\text{O}_3$  wafers respectively. Insitu wafers show higher  $N_t$  values due to thinner IL or likely different quality  $\text{HfO}_2$ . However the extracted  $N_t$  values are lower than other ozone based chemical method exsitu fabricated interfacial layers [9] [82]. This is shown in Fig 6.8 which shows  $N_t$  versus the inverse of IL which compares the trap density values for different interfacial layer thicknesses. The data shown with a square refers to an ozone based exsitu fabricated  $\text{SiO}_2$  with 0.8 nm thickness which is taken from a similar study at IMEC. The comparison shows that  $N_t$  values of devices with even thinner insitu  $\text{SiO}_x$  are lower than the chemical exsitu  $N_t$ . It is worth noting that using this insitu method, very thin and uniform interlayers can be fabricated which is very challenging to achieve using exsitu methods.




Fig 6.8. Effective trap density extracted at  $f=10$  Hz versus the inverse of IL thickness for the samples under study (circle symbols) and the exsitu chemical oxide [9] (square symbol).

### 6.2.3 Thulium silicate high-k interfacial layer (Paper VI & V)

The implementation of interfacial layer in high-k gate stacks provides good quality interface. However, according to scaling trends the IL should be scaled below 0.5

nm which is challenging. Therefore, high-k ILs such as silicates are introduced to enable scaled EOT. Previously lanthamun silicate had been studied as an interlayer with  $\text{La}_2\text{O}_3$  high-k dielectric [33] [83]. These devices showed low EOT and low interface state density. Yet the process is challenging since  $\text{La}_2\text{O}_3$  seems to react with Si and  $\text{H}_2\text{O}$ . Therefore the process should be controlled strictly by using special annealing conditions to achieve scaled EOT. Due to these limitations the lanthamun silicate interlayer is applicable only in La-based dielectrics.

Thulium silicate has been studied in this thesis as an interfacial layer with ultra-low EOT of 0.3 nm. Thulium oxide and hafnium oxide are the high-k dielectrics used. These gate stacks have previously shown promising mobility, stability and reliability. In the next step a complete noise performance study would be useful to reveal information about the quality of this new gate stack.

Extraction of DC properties showed well-behaved IV characteristic for both nMOSFETs and pMOSFETs with  $W=10\ \mu\text{m}$  and  $L=3\ \mu\text{m}$  on  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  gate stack.

Noise measurements were performed on nMOSFETs and pMOSFETs with  $L=3\ \mu\text{m}$  and  $L=10\ \mu\text{m}$  and  $W=10\ \mu\text{m}$  at  $|V_{\text{DS}}|=100\ \text{mV}$  and  $|V_{\text{GS}}-V_{\text{t}}|$  from 0 V to 0.3 V using the noise set-up shown in Chapter 5. The gate voltage was always selected in a region that the drain current was at least an order of magnitude higher than the gate current. Most of the devices under study show a typical noise spectrum with  $1/f^\gamma$  slope with  $\gamma$  close to 1. This slope does not vary much with frequency or gate voltage. The noise PSD is shown for typical nMOSFETs with  $W=10\ \mu\text{m}$ ,  $L=3\ \mu\text{m}$  at  $V_{\text{GS}}-V_{\text{t}}=0.3\ \text{V}$  for both  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  and  $\text{TmSiO}/\text{HfO}_2$  gate stacks in Fig. 6.9. It is shown that for the same gate voltage overdrive the sample with  $\text{HfO}_2$  shows a higher noise level.




Fig. 6.9. Current noise spectrum versus frequency for nMOSFETs  $W \times L=10 \times 3\ \mu\text{m}^2$  taken at  $V_{\text{DS}}=50\ \text{mV}$  and  $V_{\text{GS}}-V_{\text{t}}=0.3\ \text{V}$  on  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  (dotted line) and  $\text{TmSiO}/\text{HfO}_2$  (solid line) samples.

The noise data were normalized to the drain current for further analysis. This is shown for five different devices with  $W=10\ \mu\text{m}$  and  $L=3\ \mu\text{m}$  on  $\text{TmSiO}/\text{HfO}_2$  gate stack. The devices show very uniform results which is depicted in Fig. 6.10. The normalized noise data in both gate stacks were compared to  $(g_{\text{m}}/I_{\text{d}})^2$  in order to fit

a proper model. The results suggest a correlated number and mobility fluctuation model. According to the equation 6.1, the  $N_t$  and  $\alpha$  values were extracted for both gate stacks.




Fig. 6.10. Normalized current noise versus drain current for nMOSFETs with  $W \times L = 10 \times 3 \mu\text{m}^2$ ,  $V_{DS} = 100 \text{ mV}$ ,  $f = 10 \text{ Hz}$  on TmSiO/HfO<sub>2</sub> gate stack.

For extractions, the tunneling attenuation length is assumed to be  $10^{-8}$  which is normally used for SiO<sub>2</sub>/HfO<sub>2</sub> gate stacks. The extracted effective oxide trap density values are  $1.5 \times 10^{17} \text{ eV}^{-1}\text{cm}^{-3}$  and  $2.5 \times 10^{17} \text{ eV}^{-1}\text{cm}^{-3}$  for TmSiO/Tm<sub>2</sub>O<sub>3</sub> and TmSiO/HfO<sub>2</sub> samples respectively. The  $N_t$  values for these gate stacks show good oxide quality for both gate stacks and lower effective  $N_t$  for TmSiO/Tm<sub>2</sub>O<sub>3</sub>.

For further comparison the input gate voltage noise ( $S_{vg} = S_{id}/g_m$ ) is plotted over ( $I_d/g_m$ ) for different devices on both wafers in Fig. 6.11. This plot also shows lower noise level for TmSiO/Tm<sub>2</sub>O<sub>3</sub> wafer which was also shown in Fig. 6.9. Since these two gate stacks are composed of the same interlayer, the difference should be originated from the high-k layers. It can be either the fewer traps in Tm<sub>2</sub>O<sub>3</sub> layer comparing to HfO<sub>2</sub>, or smoother interface in TmSiO/Tm<sub>2</sub>O<sub>3</sub> due to gradual transformation of Tm<sub>2</sub>O<sub>3</sub> to TmSiO.

For a complete comparison, this promising gate stack (TmSiO/Tm<sub>2</sub>O<sub>3</sub>) is compared to state-of-the-art wafer with SiO<sub>x</sub>/HfO<sub>2</sub> gate stack with comparable IL thickness (0.4 nm) which is chosen as benchmark data. These devices have the same width and different lengths. Therefore the noise data is normalized to the length for comparison. The normalized data of TmSiO/Tm<sub>2</sub>O<sub>3</sub> gate stacks and the benchmark data were plotted over the gate overdrive which is depicted in Fig 6.12. This is shown for three nMOSFETs and three pMOSFETs shown with different symbols. Although some variation is observed in the data, the overall results look promising. The plot suggests an improved level of noise for nMOSFETs and comparable noise level for pMOSFETs.





Fig. 6.11. Input gate voltage noise versus  $I_d/g_m$  for nMOSFETs on TmSiO/Tm<sub>2</sub>O<sub>3</sub> (squares) and TmSiO/HfO<sub>2</sub> (circles) with  $W=50 \mu m$ ,  $L=3 \mu m$  measured at  $f=10$  Hz and  $V_{DS}=50$  mV.






Fig. 6.12. Normalized drain current spectral density (marked with circle, square and triangle symbols) versus gate voltage overdrive at  $f=10\text{Hz}$  for TmSiO/Tm<sub>2</sub>O<sub>3</sub> nMOSFETs with  $W \times L=10 \times 10 \mu\text{m}^2$  (a) and pMOSFETs with  $W \times L=10 \times 3 \mu\text{m}^2$  (b) and reference  $\text{SiO}_x/\text{HfO}_2$  with  $W \times L=10 \times 1 \mu\text{m}^2$  (ref).




Fig. 6.13. Normalized drain current noise spectral density versus interfacial layer EOT for TmSiO/Tm<sub>2</sub>O<sub>3</sub> nMOSFET (circle symbol) and  $\text{SiO}_x/\text{HfO}_2$  reference nMOSFETs (square symbols) at  $f=10 \text{ Hz}$ .

In Fig. 6.13, the normalized drain current spectral density is shown versus the interfacial layer EOT for different benchmark data with  $\text{SiO}_x/\text{HfO}_2$  gate stacks and TmSiO/Tm<sub>2</sub>O<sub>3</sub> sample. It is shown that the normalized noise decreases with increasing IL thickness. The decreasing slope is sharper for lower EOTs and it gets less sharp above 2 nm interlayer thickness. According to the double layer modeling [14], when the IL reaches the critical thickness ( $IL > 4.5\text{-}5 \text{ nm}$ ), the contribution of high-k traps to the total noise will be minor. The lowest EOT  $\text{SiO}_x$

IL is around 0.4 nm which shows the highest noise level. The 0.3 nm EOT TmSiO IL depicted with a circle symbol shows lower noise even though the IL EOT is lower. Since TmSiO is a high-k interlayer, the actual physical thickness corresponding to 0.3 nm is 0.9 nm which is the reason for achieving lower noise. This is the thinnest interlayer which has been studied from a low frequency noise point of view.

### 6.3 Trap location in TmSiO/Tm<sub>2</sub>O<sub>3</sub> dual layer stack

Among all measured devices, a few number of pMOSFETs showed different PSD representing Generation-Recombination (GR) noise which can be related to trap levels in high-k layer or interfacial layer. This kind of PSD was not observed in the nMOSFETs under study. The noise spectrum which represents GR noise shows a  $1/f^2$  slope. In fig. 6.14, the current noise PSD of different devices with TmSiO/Tm<sub>2</sub>O<sub>3</sub> gate stack is shown. The data is taken from 10 different devices with same area at  $V_{DS}=100$  mV and gate voltage overdrive from 0 V to 0.4 V. It is visible that the slope varies from  $1/f$  to  $1/f^2$  which refers to devices showing pure  $1/f$  noise or  $1/f^\gamma$  with  $1 < \gamma < 2$  related to devices with GR noise.




Fig. 6.14. Variability in current noise PSD of TmSiO/Tm<sub>2</sub>O<sub>3</sub> samples.

Further noise measurements at higher temperatures were performed to investigate the trap energy level. The selected temperatures started from room temperature then increased with small  $\Delta T$ . The maximum measured temperature was around 90 °C and the temperature was not increased further in order to protect the oxide.

Fig. 6.15 shows the noise PSD of a pMOSFET at a fixed drain voltage for gate voltage overdrive from 0 V to 0.4 V at room temperature. According to the plot, lorentzian spectrum is observed at higher gate voltage overdrives which confirms generation-recombination (GR) noise.




Fig. 6.15. Current noise spectrum versus frequency for pMOSFET  $W \times L = 10 \times 3 \mu\text{m}^2$ ,  $V_{DS} = -50 \text{ mV}$ .

In order to detect the corner frequency, the drain current spectral density ( $S_{id}$ ) is multiplied by the frequency. In Fig. 6.16,  $f \times S_{id}$  of the previous device is depicted. The plot shows how the corner frequency shifts with increasing the temperature. In addition, the trap tunneling depth can be calculated through the corner frequency.




Fig. 6.16.  $f \times S_{id}$  versus frequency for pMOSFET  $W \times L = 10 \times 3 \mu\text{m}^2$ ,  $V_{GS} - V_t = -50 \text{ mV}$ ,  $V_{DS} = -50 \text{ mV}$ , amplifier gain  $= 10^{-5} \text{ (A/V)}$ .

Assuming that trapping occurs by elastic tunneling, the tunneling depth can be calculated through equation 4.5.

The attenuation coefficient of the electron wave function for tunneling into the oxide is shown with  $\gamma$  and is calculated through equation 4.6.

The barrier height for holes for  $\text{Tm}_2\text{O}_3$  is taken 3.1 eV according to [84]. Since the barrier height value for  $\text{TmSiO}$  is not available and silicate formation does not influence the barrier height a lot, the  $\text{Tm}_2\text{O}_3$  barrier height is used for this

calculation. The hole effective mass of TmSiO is also unknown; therefore the tunneling depth is calculated for available hole effective masses of oxides such as SiO<sub>2</sub> and HfO<sub>2</sub>. The effective masses of these two oxides vary between 0.3m<sub>0</sub> to 0.58m<sub>0</sub> [85] [86] [87].

The calculated values are summarized in Table. 6.2.

Table 6.2. Tunneling depth( $\gamma$ ) values calculated for different effective masses at different corner frequencies.

Temperature(T) K	Tunneling depth ( $\gamma$ ) nm			
	298	310	320	364
Corner Frequency ( $f_c$ ) Hz	4	10	20	60
SiO <sub>2</sub> effective mass (kg) 0.58m <sub>0</sub>	1.27	1.2	1.15	1.1
HfO <sub>2</sub> effective mass (kg) 0.3m <sub>0</sub>	1.77	1.67	1.6	1.49

According to the tunneling depth values for different corner frequencies, the suggested tunneling depth is around 1.5 nm. Since the physical thickness of the TmSiO layer is around 0.9 nm, the traps which are in a tunneling depth of 1.5 nm should be located in the Tm<sub>2</sub>O<sub>3</sub> layer.

## 6.4 Discussion

In this work double layer MOSFETs with different dielectric materials and interlayers have been studied with the focus on low frequency noise. The oxide trap density has been used as a figure of merit for 1/ $f$  noise performance. The extracted values for all the samples are compared in fig. 6.17. The trap density values vary from  $1 \times 10^{17}$  eV<sup>-1</sup>cm<sup>-3</sup> to  $4.8 \times 10^{19}$  eV<sup>-1</sup>cm<sup>-3</sup> from the reference wafer with SiO<sub>2</sub> as gate dielectric to O<sub>3</sub> based SiO<sub>x</sub>/HfO<sub>2</sub> gate stack with 0.4 nm IL.

Since the traps are mainly located in the high-k layer, and the trapping and de-trapping occurs due to tunneling into the oxide, a thick enough IL layer can block the noise from the high-k layer. However very thin interlayers are desirable for achieving low EOT gate oxides. Therefore there is always a trade-off between lower EOT and higher low-frequency noise.

The gate stacks with ultra-low EOT TmSiO IL (0.3 nm) shows promising N<sub>t</sub> values although the IL EOT and total EOT is very low in these gate stacks. The reason behind this is that the ultra-low 0.3 nm IL EOT corresponds to an actual physical thickness of 0.9 nm which is more effective in blocking the noise from the high-k dielectric due to limiting the tunneling of carriers. Moreover, the interface between TmSiO and Tm<sub>2</sub>O<sub>3</sub> is a gradual transmission of Tm<sub>2</sub>O<sub>3</sub> to TmSiO resulting in a smoother interface. The oxide trap density of TmSiO/Tm<sub>2</sub>O<sub>3</sub> is actually comparable to the reference wafer with pure SiO<sub>2</sub> dielectric. Among all, chemical oxide SiO<sub>x</sub>/HfO<sub>2</sub> gate stacks show the highest noise. Although the IL is very thin in these samples, the quality of the HfO<sub>2</sub> seems to be the main reason causing this noise. It is worth noting that the quality of HfO<sub>2</sub> has been improved for the latter samples.

Devices with LaLuO<sub>3</sub> high-k dielectric and no interlayer show a higher N<sub>t</sub> comparing to the reference wafer with pure SiO<sub>2</sub>. Yet the N<sub>t</sub> values are comparable

to other modified high-k dielectrics. Since there is no interlayer in these devices, very low EOT is achieved. However the interface state density should be measured for future work. There might be a need for a very thin IL for better interface; TmSiO can then be used as a possible high-k interlayer.




Fig. 6.17. Effective trap densities for different samples in this study.

All the noise measurement results of samples in this work have been fitted to proper noise models. The number fluctuation model and the correlated mobility and number fluctuation model are found to be suitable models for these devices. For samples with correlated mobility and number fluctuation model, the mobility parameter  $\alpha$ , has been extracted which is also a figure of merit for  $1/f$  noise performance. The extracted values are summarized in Table 6.3.

Table 6.3. mobility parameter ( $\alpha$ ) values for samples under study.

Sample	$\alpha$ (Vs/C)
LaLuO <sub>3</sub> samples	$1 \times 10^4$
TmSiO/Tm <sub>2</sub> O <sub>3</sub>	$0.4 \times 10^4$
TmSiO/HfO <sub>2</sub>	$0.5 \times 10^4$



# Chapter 7

## Summary and future outlook

This thesis contains a comprehensive study of low-frequency noise in advanced gate stacks for nano-scaled MOSFETs or similar. The low-frequency noise has been used as a tool to investigate the quality of the gate oxide. MOSFETs with different high-k dielectric and interfacial layer materials fabricated in house at KTH have been studied. The devices have been characterized electrically followed by low-frequency noise measurements. Different physical parameters have been extracted through these measurements.

The main results of this work are summarized below.

Schottky barrier FinFETs and ultra thin body SOI MOSFETs have been characterized and it is shown that dopant segregation is an effective method in reducing the barrier height and achieving higher on-current and lower low-frequency noise in pMOSFETs. The noise level of FinFETs is shown to be higher than for UTB MOSFETs.

In future work, this elevated noise level can be decreased by improving the interface of the FinFETs. The devices with Schottky barriers feature a significant variability in the current and noise. This variability is illustrated by measuring the same device in forward and reverse direction by changing the source and drain. Ideally Schottky barriers with less variability are aimed.

High-k dielectrics are implemented in CMOS technology together with an interfacial layer to provide good quality interface.

LaLuO<sub>3</sub> has been studied as a high-k candidate in CMOS technology. Samples with different LaLuO<sub>3</sub> thicknesses deposited through MBE with no interfacial layer and samples with an SiO<sub>2</sub> interfacial layer have been studied. Low-frequency noise characterization reports an order of magnitude higher noise level for LaLuO<sub>3</sub> gate stacks compared to reference SiO<sub>2</sub> stack which is comparable to HfO<sub>2</sub> MOSFETs. The implementation of the interfacial layer has reduced the noise level significantly. Since the IL in these samples is thick, for future studies, a thinner IL is needed in order to achieve low enough EOT and good interface quality at the same time. The non-silicon TmSiO interlayer can be suggested as a possible low EOT IL.

Chemical oxide SiO<sub>x</sub> MOSFETs fabricated insitu in the ALD have been studied. Very thin uniform layer SiO<sub>x</sub> has been formed through this insitu method using O<sub>3</sub> and H<sub>2</sub>O as oxidizing agents and different pulsing schemes using Ar gas. An HfO<sub>2</sub> high-k layer has been deposited on top in the same ALD. The low-frequency noise is increased for very thin chemical oxide SiO<sub>x</sub> MOSFETs comparing to exsitu

fabricated  $\text{SiO}_x$  but comparable to other chemical oxide  $\text{SiO}_x$  MOSFETs. The sample fabricated with  $\text{H}_2\text{O}$  shows the best noise performance.

In this work, thulium silicate as a novel non-silicon interlayer is introduced and characterized for the first time as low-frequency noise point of view. This interlayer is the thinnest interlayer (0.3 nm EOT) reported to best of author's knowledge for low-frequency noise measurements.  $\text{Tm}_2\text{O}_3$  and  $\text{HfO}_2$  have been implemented as high-k materials. These two gate stacks show excellent noise properties and reasonable effective oxide trap density values such as  $2.5 \times 10^{17}$  and  $1.5 \times 10^{17}$  for  $\text{TmSiO}/\text{HfO}_2$  and  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  respectively. This is comparable to or even better than the values reported for the state of the art  $\text{SiO}_2/\text{HfO}_2$  based stacks. Lower noise level is observed in  $\text{TmSiO}/\text{Tm}_2\text{O}_3$  gate stack. Since the interlayers are the same in both stack, this can be related to fewer number of traps in  $\text{Tm}_2\text{O}_3$  dielectric or a better interface with  $\text{TmSiO}$  layer leading to lower  $1/f$  noise. The latter can be the most probable conclusion since there is no sharp interface only a gradual transition from  $\text{TmSiO}$  to  $\text{Tm}_2\text{O}_3$ .

For a more accurate noise study on gate stacks with  $\text{TmSiO}$  interlayer, gate stacks with different interlayer thicknesses can be fabricated. This can help to find out the effective interlayer thickness that can block the noise from the high-k layer while providing reasonable EOT.

In summary, a detailed study of the quality of double layer high-k gate stacks has been performed. There are some issues regarding each study that need to be addressed in future work which were discussed in Chapter 6 and earlier in this chapter. In the following paragraph a suggestion is given for further low-frequency noise studies for all samples.

The devices under study in this thesis were all long channel devices. RTS noise referring to single traps can be observed in short channel devices. Studying RTS noise can find the relation between the traps in short devices and  $1/f$  noise in larger devices. Therefore short channel devices are needed for a complete noise study.

## References

- [1] G. E. Moore, "Cramming more components onto integrated circuits," *Proceedings of the IEEE*, vol. 86, no. 1, pp. 82-85, 1998.
- [2] M. Chudzik *et al*, "High-performance high-k/metal gates for 45 nm CMOS and beyond with gate-first processing," in *Symposium on VLSI Technology*, Kyoto, 2007.
- [3] K. Mistry *et al*, "A 45nm logic technology with high-k+metal gate transistors, strained silicon, 9 Cu interconnect layers, 193 nm dry patterning, and 100% Pb-free packaging," in *IEEE International Electron Devices Meeting (IEDM)*, Washington DC, 2007.
- [4] "International Technology Roadmap for Semiconductors (ITRS)," 2013, <http://www.itrs.net/>.
- [5] M. von Haartman and M. Östling, *low-frequency noise in advanced MOS devices*, Dordrecht: Springer, 2007.
- [6] B. Razavi, "A study of phase noise in CMOS oscillators," *IEEE J. Solid-State Circuits*, vol. 31, no. 3, pp. 331-343, 1996.
- [7] E. Simoen, A. Mercha, C. Claeys and E. Young, "Correlation between the  $1/f$  noise parameters and the effective low-field mobility in  $\text{HfO}_2$  gate dielectric n-channel metal-oxide-semiconductor field-effect transistors," *Appl. Phys. Lett.*, vol. 85, no. 6, pp. 1057-1059, 2004.
- [8] F. Crupi, P. Srinivasan, P. Magnone, E. Simoen, C. Pace and D. Mirsa, "Impact of Interfacial layer on the low-frequency noise ( $1/f$ ) behavior of MOSFETs with advanced gate stacks," *IEEE Electron Device Letters*, vol. 27, no. 8, pp. 688-691, 2006.
- [9] E. Simoen, A. Mercha, L. Pantisano, C. Claeys and E. Young, "Low-frequency noise behaviour of  $\text{SiO}_2$ - $\text{HfO}_2$  dual-layer gate dielectric nMOSFETs with different interfacial oxide thicknesses," *IEEE Transactions on Electron Devices*, vol. 51, no. 5, pp. 780-784, 2004.
- [10] E. Simoen, A. Veloso, Y. Higuchi, N. Horiguchi and C. Claeys, "On the oxide trap density and profiles of 1-nm EOT metal-gate last CMOS transistors assessed by low-frequency noise," *IEEE Transactions on Electron Devices*, vol. 60, no. 11, pp. 3849-3855, 2013.
- [11] E. Simoen, A. Veloso, N. Horiguchi and C. Claeys, "LF noise assessment of the oxide quality of gate last high-k pMOSFETs," *IEEE Electron Device Letters*, vol. 33, no. 10, pp. 1366-1368, 2012.
- [12] B. Min, S. P. Devireddy, Z. Celik-Butler, F. Wang, A. Zlonicka, H. H. Tseng and P. J. Tobin, "Low-frequency noise in submicrometer MOSFETs with  $\text{HfO}_2$ ,  $\text{HfO}_2/\text{Al}_2\text{O}_3$  and  $\text{HfAlO}_x$  gate stacks," *IEEE Transaction on Electron Devices*, vol. 51, no. 8, pp. 1315-1322, 2004.
- [13] S. P. Devireddy *et al*, "Low frequency noise in  $\text{TaSiN}/\text{HfO}_2$  nMOSFETs and the effect of stress-relieved preoxide interfacial layer," *IEEE Transactions on Electron Devices*, vol. 53, no. 3, pp. 538-544, 2006.
- [14] B. Min, S. P. Devireddy, Z. Celik-Butler, A. Shanware, L. Colombo and K. Green, "Impact of interfacial layer on low-frequency noise of  $\text{HfSiON}$  dielectric MOSFETs," *IEEE Transactions on Electron Devices*, vol. 53, no. 6, pp. 1459-1466, 2006.
- [15] S. H. Song, H. S. Choi, R. H. Baek, G. B. Choi, M. S. Park and K. T. Lee, "A new physical  $1/f$  noise model for double-stack high-k gate dielectric MOSFETs," *IEEE Electron Device Letters*, vol. 30, no. 12, pp. 1365-1367, 2009.

- [16] Z. Celik-Butler, S. P. Devireddy, H. H. Tseng, P. Tobin and A. Zlotnicka, "A low-frequency noise model for advanced gate-stack MOSFETs," *Microelectronics Reliability*, vol. 49, no. 2, pp. 103-112, 2009.
- [17] D. Zade, S. Sato, K. Kakushima, A. Srivastava, P. Ahmet and K. Tsutsui, "Effects of  $\text{La}_2\text{O}_3$  incorporation in  $\text{HfO}_2$  gated nMOSFETs on low-frequency noise," *Microelectronics Reliability*, vol. 51, no. 4, pp. 746-750, 2011.
- [18] J. Song, K. Kakushima, P. Ahmet, K. Tsutsui, N. Sugii, T. Hattori and H. Iwai, "Improvement of interfacial properties with interfacial layer in  $\text{La}_2\text{O}_3/\text{Ge}$  Structure," *Microelectronic Engineering*, vol. 84, no. 9-10, pp. 2336-2339, 2007.
- [19] J. Lopes *et al*, "Amorphous lanthanum lutetium oxide thin films as an alternative high- $\kappa$  gate dielectric," *Applied Physics Letters*, vol. 89, no. 22, pp. 1-3, 2006.
- [20] A. Nichau *et al*, "Lanthanum lutetium oxide integration in a gate-first process on SOI MOSFETs," in *Ultimate Integration on Silicon*, 2011.
- [21] O. Durgun *et al*, "Integration of  $\text{LaLuO}_3$  ( $\kappa$  30) as high- $\kappa$  dielectric on strained and unstrained SOI MOSFETs with a replacement gate process," *IEEE Electron Device Letters*, vol. 32, no. 1, pp. 15-17, 2010.
- [22] E. G. Ioannidis, C. A. Dimitriadis, S. Haendler, R. A. Bianchi, J. Jomaah and G. Ghibaudo, "Improved analysis and modeling of low-frequency noise in nanoscale MOSFETs," *Solid-State Electronics*, vol. 76, pp. 54-59, 2012.
- [23] C. G. Theodorou, N. Fasarakis, T. Hoffman, T. Chiarella, G. Ghibaudo and C. A. Dimitriadis, "Origin of low-frequency noise in n-channel FinFETs," *Solid-State Electronics*, vol. 82, pp. 21-24, 2013.
- [24] M. von Haartman, "Low-frequency noise characterization, evaluation and modeling of advanced Si- and SiGe-based CMOS transistors," Doctoral thesis printed by Universitetsservice US-AB, 2006.
- [25] G. D. Wilk, R. M. Wallace and J. M. Anthony, "High- $\kappa$  gate dielectrics: current status and materials properties considerations," *Journal of Applied Physics*, vol. 89, no. 10, pp. 5243-5275, 2001.
- [26] A. Chin, Y. H. Wu, S. B. Chen, C. C. Liao and W. J. Chen, "High quality  $\text{La}_2\text{O}_3$  and  $\text{Al}_2\text{O}_3$  gate dielectrics with equivalent oxide thickness 5-10 Å," in *IEEE Symposium on VLSI technology*, Honolulu, 2000.
- [27] Y. Ma, Y. Ono, L. Stecker, D. R. Evans and S. T. Hsu, "Zirconium oxide based gate dielectric with equivalent oxide thickness of less than 1.0 nm and performance of submicron MOSFET using a nitride gate replacement process," in *IEEE International Electron Devices Meeting*, Washington DC, 1999.
- [28] K. J. Hubbard and D. G. Schlom, "Thermodynamic stability of binary oxides in contact with silicon," *Journal of Materials Research*, vol. 11, no. 11, pp. 2757-2776, 1996.
- [29] R. Chau, J. Brask, S. Datta, G. Dewey, M. Doczy and B. Doyle, "Application of high- $\kappa$  gate dielectrics and metal gate electrodes to enable silicon and non-silicon logic nanotechnology," *Microelectronic Engineering*, vol. 80, no. 1, pp. 1-6, 2005.
- [30] G. Giusi, F. Crupi, C. Pace, C. Ciofi and G. Groeseneken, "Comparative study of drain and gate low-frequency noise in nMOSFETs with hafnium-based gate dielectrics," *IEEE Transactions on Electron Devices*, vol. 53, no. 4, pp. 823-828, 2006.
- [31] T. Ando, "Ultimate scaling of high- $\kappa$  gate dielectric: higher- $\kappa$  or interfacial layer scavenging," *Materials*, vol. 5, no. 3, pp. 478-500, 2012.
- [32] H. Kim, P. C. McIntyre, C. O. Chui, K. C. Saraswat and S. Stemmer, "Engineering chemically

- abrupt high-k metal oxide silicon interfaces using an oxygen gettering metal overlayer," *Journal of Applied Physics*, vol. 96, pp. 3468-3472, 2004.
- [33] T. Kawanago, L. Yeonghun, K. Kakushima, P. Ahmet, K. Tsutsui and A. Nishiyama, "EOT of 0.62 nm and high electron mobility in La-silicate Si structure based nMOSFETs achieved by utilizing metal inserted poly Si stacks and annealing at high temperature," *IEEE Transactions on Electron Devices*, vol. 59, no. 2, pp. 269-276, 2012.
- [34] E. Dentoni Litta, C. Henkel, P.-E. Hellström and M. Östling, "Thulium silicate interfacial layer for scalable high-k/metal gate stacks," *IEEE Transaction on Electron Devices*, vol. 10, no. 3271-3276, p. 60, 2013.
- [35] E. Dentoni Litta, P.-E. Hellström and M. Östling, "Integration of TmSiO/HfO<sub>2</sub> dielectric stack in sub-nm EOT high-k/metal gate CMOS technology," *IEEE Transactions on Electron Devices*, vol. 62, no. 3, pp. 934-939, 2015.
- [36] C. Marchiori, M. M. Frank, J. Bruley, V. Nayaranan and J. Fompeyrine, "Epitaxial SrO interfacial layers for HfO<sub>2</sub>-Si gate stack scaling," *Applied Physics Letters*, vol. 98, no. 5, pp. 1-3, 2011.
- [37] G. Groeseneken, H. E. Maes, N. Beltran and R. F. De Keersmaecker, "A reliable approach to charge-pumping measurements in MOS transistors," *IEEE Transactions on Electron Devices*, no. 1, pp. 42-53, 1984.
- [38] H. D. Xiong *et al*, "Characterization of electrically active defects in high-k gate dielectrics by using low-frequency noise and charge pumping measurements," *Microelectronic Engineering*, no. 84, pp. 2230-2234, 2007.
- [39] S. C. Tsai *et al*, "Low-frequency noise characteristics for various ZrO<sub>2</sub>-added HfO<sub>2</sub>-based 28-nm high-k/metal-gate nMOSFETs," *IEEE Electron Device Letters*, vol. 34, no. 7, pp. 834-836, 2013.
- [40] C. Claeys, E. Simoen, A. Mercha, L. Pantisano and E. Young, "Low-frequency noise performance of HfO<sub>2</sub>-based gate stacks," *Journal of Electrochemical Society*, vol. 152, no. 9, pp. 115-123, 2005.
- [41] M. von Haartman, J. Hållstedt, J. Seger, B. Malm, P.-E. Hellström and M. Östling, "low-frequency noise in SiGe channel pMOSFETs on ultra-thin body SOI with Ni-silicided source/drain," in *International Conference on Noise and Fluctuations (ICNF)*, 2005.
- [42] J. M. Larson and J. P. Snyder, "Overview and status of metal S/D schottky-barrier MOSFET technology," *IEEE Transactions on Electron Devices*, vol. 53, no. 5, pp. 1048-1058, 2006.
- [43] S. Cristoloveanu, "Silicon on insulator technologies and devices: from present to future," *Solid-State Electronics*, vol. 45, no. 8, pp. 1403-1411, 2001.
- [44] J. P. Colinge, "Fully-depleted SOI CMOS for analog applications," *IEEE Transactions on Electron Devices*, vol. 45, no. 5, pp. 1010-1016, 1998.
- [45] J. P. Raskin, "SOI technology: an opportunity for RF designers," in *International Symposium of VLSI technology*, Hsinchu, 2014.
- [46] H. M. Fahad and M. M. Hussain, "Are nanotube architectures more advantages than nanowire architectures for field effect transistors," *Nature Scientific Reports*, vol. 2, 2012.
- [47] H. Nyquist, "Thermal agitation of electric charge in conductors," *Physics Review*, vol. 32, pp. 110-113, 1928.
- [48] R. Muller, *Noise in physical systems*, Springer, 1978.
- [49] S. Machlup, "Noise in semiconductors: spectrum of a two parameter random signal," *Journal of Applied Physics*, vol. 25, no. 3, pp. 341-343, 1954.

- [50] F. N. Hooge, "1/f noise sources," *IEEE Transactions on Electron Devices*, vol. 41, no. 11, pp. 1926-1935, 1994.
- [51] F. N. Hooge, T. Kleinpenning and L. Vandamme, "Experimental studies on 1/f noise," *Rep. Prog. Phys.*, vol. 44, pp. 479-531, 1981.
- [52] A. L. McWhorther, "1/f Noise and Germanium Surface Properties," *Semiconductor Surface Physics*, 1957.
- [53] S. Christensson, I. Lundström and C. Svensson, "Low-frequency noise in MOS transistors-I theory," *Solid State Electronics*, vol. 11, no. 9, pp. 797-812, 1968.
- [54] E. Simoen, A. Mercha, L. Pantisano, C. Claeys and E. Young, "Tunneling 1/f noise in 5 nm HfO<sub>2</sub>/2.1 nm SiO<sub>2</sub> gate stack n-MOSFETs," *Solid-State Electronics*, vol. 49, no. 5, pp. 702-707, 2005.
- [55] F. N. Hooge, "1/f noise is no surface effect," *Phys. Lett. A.*, vol. 29a, pp. 139-140, 1969.
- [56] L. Vandamme, X. Li and D. Rigaud, "1/f noise in MOS devices, mobility or number fluctuations?," *IEEE Transactions on Electron Devices*, vol. 41, no. 11, pp. 1936-1945, 1994.
- [57] J. Chang, A. A. Abidi and C. R. Viswanathan, "Flicker noise in CMOS transistors from subthreshold to strong inversion at various temperatures," *IEEE Transactions on Electron Devices*, vol. 41, no. 11, pp. 1965-1971, 1994.
- [58] K. K. Hung, P. K. Ko, C. Hu and Y. C. Cheng, "A unified model for the flicker noise in Metal-Oxide-Semiconductor Field-Effect-Transistors," *IEEE Transactions on Electron Devices*, vol. 37, no. 3, pp. 1323-1333, 1990.
- [59] K. K. Hung, P. K. Ko, C. Hu and Y. C. Cheng, "A physics based MOSFET noise model for circuit simulators," *IEEE Transactions on Electron Devices*, vol. 37, pp. 1323-1333, 1990.
- [60] E. G. Ioannidis, C. A. Dimitriadis, S. Haendler, R. A. Bianchi, J. Jomaah and G. Ghibaudo, "Improved analysis and modeling of low-frequency noise in nanoscale MOSFETs," *Solid-State electronics*, vol. 76, pp. 54-59, 2012.
- [61] M. Valenza, A. Hoffman, D. Sodini, A. Laigle, F. Martinez and D. Rigaud, "Overview of the impact of downscaling technology on 1/f noise in p-MOSFETs to 90 nm," *IEEE Proc. Circuits Devices Syst.*, vol. 151, no. 2, pp. 102-110, 2004.
- [62] M. Fadlallah, G. Ghibaudo, J. Jomaah and G. Guegan, "Static and low-frequency noise characterization in surface and buried mode 0.1 μm pMOSFETs," *Solid-State Electronics*, vol. 47, no. 7, pp. 1155-1160, 2003.
- [63] T. Morshed *et al*, "A new model for 1/f noise in high-k MOSFETs," in *IEEE International Electron Device Letters*, Dec 2007.
- [64] F. Crupi, P. Magnone, G. Giusi, C. Pace, E. Simoen and C. Claeys, "The Role of the Interfaces in the 1/f Noise of MOSFETs with High-k Gate Stacks," *ECS Transactions*, vol. 19, no. 2, pp. 87-99, 2009.
- [65] P. Magnone, G. Crupi, G. Giusi, C. Pace, E. Simoen and C. Claeys, "1/f Noise in drain and gate current of MOSFETs with high-k gate stacks," *IEEE Transactions on Device and Materials Reliability*, vol. 9, no. 2, pp. 180-189, 2009.
- [66] V. Gudmundsson, P.-E. Hellström, J. Luo, J. Lu, S.-L. Zhang and M. Östling, "Fully depleted UTB and trigate n-channel MOSFETs featuring low temperature PtSi Schottky-barrier contact with dopant segregation," *IEEE Electron Device Letters*, vol. 30, no. 5, pp. 541-543, 2009.
- [67] Z. Zhang *et al*, "SB-MOSFETs in UTB SOI featuring PtSi source/drain with dopant segregation," *IEEE Electron Device Letters*, vol. 29, no. 1, pp. 125-127, 2008.
- [68] E. Dentoni Litta, P.-E. Hellström, C. Henkel and M. Östling, "In situ SiO<sub>x</sub> interfacial layer

- formation for scaled ALD high-k/metal gate stacks," in *Ultimate Integration on Silicon ULIS*, 105-108.
- [69] E. Dentoni Litta, P.-E. Hellström and M. Östling, "Mobility enhancement by integration of TmSiO IL in 0.65 nm EOT high-k/metal gate MOSFETs," in *European Solid-State Device Research Conference (ESSDERC)*, 2013.
- [70] E. Dentoni Litta, P.-E. Hellström and M. Östling, "Enhanced channel mobility by integration of sub-nm-EOT TmSiO/HfO<sub>2</sub>/TiN high-k/metal gate MOSFETs," *IEEE Electron Devices Society*, 2015.
- [71] J. R. Hauser and K. Ahmed, "Characterization of ultra-thin oxides using electrical C-V and I-V measurements," in *The 1998 international conference on characterization and metrology for ULSI technology*, 1998.
- [72] T. Asano, Y. Maeda, G. Nakagawa and Y. Arima, "Physical random number generator using Schottky MOSFETs," *Journal of Applied Physics*, vol. 41, no. 1, pp. 2306-2311, 2002.
- [73] S. P. Yeh, C. H. Shih, J. Gong and C. Lien, "Latent noise in Schottky barrier MOSFETs," *Journal of statistical mechanics*, p. P01036, 2009.
- [74] S. J. Choi, C. J. Choi, K. Jee-Yeon, J. Moongyu and C. Jang-Kyu, "Analysis of transconductance ( $g_m$ ) in Schottky-barrier MOSFETs," *IEEE Transactions on Electron Devices*, vol. 58, no. 2, pp. 427-432, 2011.
- [75] B.-Y. Tsui and L. Chia-pin, "A novel 25 nm modified Schottky-barrier FinFET with high performance," *IEEE Electron Device Letters*, vol. 25, no. 6, pp. 430-432, 2004.
- [76] Z. Zhang, J. Lu, Z. Qiu, P.-E. Hellström and M. Östling, "Performance fluctuations of FinFETs with Schottky-barrier source drain," *IEEE Electron Device Letters*, vol. 29, no. 5, pp. 506-508, 2008.
- [77] C. G. Theodorou, N. Fasarakis, T. Hoffman, T. Chiarella, G. Ghibadou and C. A. Dimitriadis, "Origin of low-frequency noise in nchannel FinFETs," *Solid-State Electronics*, vol. 82, pp. 21-24, 2013.
- [78] Z. Zhang *et al*, "Sharp reduction of contact resistivities by effective Schottky barrier lowering with silicides as diffusion sources," *IEEE Electron Device Letters*, vol. 31, no. 7, pp. 731-733, 2010.
- [79] M. Suzuki, M. Tomita, Y. Takeshi and F. Noburu, "Ultra thin EOT (3Å) and low leakage dielectrics of La-alminate directly on Si substrate fabricated by high temperature deposition," in *IEEE International Electron Devices Meeting (IEDM 2005)*, 2005.
- [80] H. Wang, J. J. Wang, R. Gordon, J.-S. M. Lehn, H. Li, D. Hong and D. V. Shenai, "Atomic layer deposition of lanthanum-based ternary oxides," *Electrochemical and solid State Letters*, vol. 12, no. 4, pp. G13-G15, 2009.
- [81] E. Drugun Özben *et al*, "Integration of LaLuO<sub>3</sub> (k 30) as high-k dielectric on strained and unstrained SOI MOSFETs with replacement gate process," *IEEE Electron Device Letters*, vol. 32, pp. 15-17, 2011.
- [82] A. Kerber *et al*, "Origin of the threshold voltage instability in SiO<sub>2</sub>/HfO<sub>2</sub> dual layer gate dielectric," *IEEE Electron Device Letters*, vol. 24, no. 2, pp. 87-89, 2003.
- [83] D. Kitayama *et al*, "Silicate Reaction Control at Lanthanum Oxide and Silicon Interface for Equivalent Oxide Thickness of 0.5 nm: Adjustment of Amount of Residual Oxygen Atoms in Metal Layer," *Japanese Journal of Applied Physics*, vol. 50, no. 10S, 2011.
- [84] J. J. Wang, Z. B. Fang, T. Ji, W. Y. Ren, Y. Y. Zhu and G. He, "Band offsets of epitaxial Tm<sub>2</sub>O<sub>3</sub> high-k dielectric films on Si substrates by X-ray photoelectron spectroscopy," *Applied Surface Science*, vol. 258, no. 16, pp. 6107-6110, 2012.

- [85] R. K. Chanana, "Determination of hole effective mass in SiO<sub>2</sub> and SiC conduction band offset using Fowler–Nordheim tunneling characteristics across metal-oxide-semiconductor structures after applying oxide field corrections," *Journal of Applied Physics*, vol. 109, no. 10, pp. 104508-1\_104508-6, 2011.
- [86] H. Wong, Nano-CMOS Gate Dielectric Engineering, Taylor and Francis group, 2011.
- [87] P. Sirinivasan, E. Simoen, R. Singanamalla, H. Y. Yu, C. Claeys and D. Misra, "Gate electrode effects on low-frequency ( $1/f$ ) noise in p-MOSFETs," *Solid-State Electronics*, vol. 50, pp. 992-998, 2006.