Architectural Impact on Performance of In-memory Data Analytics: Apache Spark Case Study

Ahsan Javed Awan*, Mats Brorsson*, Vladimir Vlassov* and Eduard Ayguade†
*KTH Royal Institute of Technology, Software and Computer Systems Department (SCS), {ajawan, matsbror, vladv}@kth.se
†Technical University of Catalunya (UPC), Computer Architecture Department, eduard@ac.upc.edu

Abstract—While cluster computing frameworks are continuously evolving to provide real-time data analysis capabilities, Apache Spark has managed to be at the forefront of big data analytics for being a unified framework for both, batch and stream data processing. However, recent studies on micro-architectural characterization of in-memory data analytics are limited to only batch processing workloads. We compare micro-architectural performance of batch processing and stream processing workloads in Apache Spark using hardware performance counters on a dual socket server. In our evaluation experiments, we have found that batch processing are stream processing workloads have similar micro-architectural characteristics are bounded by the latency of frequent data access to DRAM. For data accesses we have found that simultaneous multi-threading is effective in hiding the data latencies. We have also observed that (i) data locality on NUMA nodes can improve the performance by 10% on average and (ii) disabling next-line L1-D prefetchers can reduce the execution time by up-to 14% and (iii) multiple small executors can provide up-to 36% speedup over single large executor.

I. INTRODUCTION

With a deluge in the volume and variety of data collecting, web enterprises (such as Yahoo, Facebook, and Google) run big data analytics applications using clusters of commodity servers. However, it has been recently reported that using clusters is a case of over-provisioning since a majority of analytics jobs do not process really data sets and that modern scale-up servers are adequate to run analytics jobs [1]. Additionally, commonly used predictive analytics such as machine learning algorithms, work on filtered datasets that easily fit into memory of modern scale-up servers. Moreover the today’s scale-up servers can have CPU, memory and persistent storage resources in abundance at affordable prices. Thus we envision small cluster of scale-up servers to be the preferable choice of enterprises in near future.

While Phoenix [2], Ostrich [3] and Polymer [4] are specifically designed to exploit the potential of a single scale-up server, they do not scale-out to multiple scale-up servers. Apache Spark [5] is getting popular in the industry because it enables in-memory processing, scales out to large number of commodity machines and provides a unified framework for batch and stream processing of big data workloads. However its performance on modern scale-up servers is not fully understood. Recent studies [6], [7] characterize the performance of in-memory data analytics with Spark on a scale-up server but they are limited in two ways. Firstly, they are limited only to batch processing workloads and secondly, they do not quantify the impact of NUMA, Hyper-Threading and hardware prefetchers on the performance of Spark workloads. Knowing the limitations of modern scale-up servers for in-memory data analytics with Spark will help in achieving the future goal of improving the performance of in-memory data analytics with Spark on small clusters of scale-up servers.

Our contributions are:

• We characterize the micro-architectural performance of Spark-core, Spark Mllib, Spark SQL, GraphX and Spark Streaming.
• We quantify the impact of data velocity on micro-architectural performance of Spark Streaming.
• We analyze the impact of data locality on NUMA nodes for Spark.
• We analyze the effectiveness of Hyper-threading and existing prefetchers in Ivy Bridge server to hide data access latencies for in-memory data analytics with Spark.
• We quantify the potential for high bandwidth memories to improve the the performance of in-memory data analytics with Spark.
• We make recommendations on the configuration of Ivy Bridge server and Spark to improve the performance of in-memory data analytics with Spark.

The rest of this paper is organised as follows. Firstly, we provide background and formulate hypothesis in section 2. Secondly, we discuss the experimental setup in section 3, examine the results in section 4 and discuss the related work in section 5. Finally we summarize the findings and give recommendations in section 6.

II. BACKGROUND

A. Spark

Spark is a cluster computing framework that uses Resilient Distributed Datasets (RDDs) [5] which are immutable collections of objects spread across a cluster. Spark programming
model is based on higher-order functions that execute user-defined functions in parallel. These higher-order functions are of two types: “Transformations” and “Actions”. Transformations are lazy operators that create new RDDs, whereas Actions launch a computation on RDDs and generate an output. When a user runs an action on an RDD, Spark first builds a DAG of stages from the RDD lineage graph. Next, it splits the DAG into stages that contain pipelined transformations with narrow dependencies. Further, it divides each stage into tasks, where a task is a combination of data and computation. Tasks are assigned to executor pool of threads. Spark executes all tasks within a stage before moving on to the next stage. Finally, once all jobs are completed, the results are saved to file systems.

B. Spark MLlib

Spark MLlib is a machine learning library on top of Spark-core. It contains commonly used algorithms related to collaborative filtering, clustering, regression, classification and dimensionality reduction.

C. Graph X

GraphX enables graph-parallel computation in Spark. It includes a collection of graph algorithms. It introduces a new Graph abstraction: a directed multi-graph with properties attached to each vertex and edge. It also exposes a set of fundamental operators (e.g., aggregateMessages, joinVertices, and subgraph) and optimized variant of the Pregel API to support graph computation.

D. Spark SQL

Spark SQL is a Spark module for structured data processing. It provides Spark with additional information about the structure of both the data and the computation being performed. This extra information is used to perform extra optimizations. It also provides SQL API, the DataFrames API and the Datasets API. When computing a result the same execution engine is used, independent of which API/language is used to express the computation.

E. Spark Streaming

Spark Streaming \cite{8} is an extension of the core Spark API for the processing of data streams. It provides a high-level abstraction called discretized stream or DStream, which represents a continuous stream of data. Internally, a DStream is represented as a sequence of RDDs. Spark streaming can receive input data streams from sources such like Kafka, Twitter, or TCP sockets. It then divides the data into batches, which are then processed by the Spark engine to generate the final stream of results in batches. Finally, the results can be pushed out to file systems, databases or live dashboards.

F. Garbage Collection

Spark runs as a Java process on a Java Virtual Machine (JVM). The JVM has a heap space which is divided into young and old generations. The young generation keeps short-lived objects while the old generation holds objects with longer lifetimes. The young generation is further divided into eden, survivor1 and survivor2 spaces. When the eden space is full, a minor garbage collection (GC) is run on the eden space and objects that are alive from eden and survivor1 are copied to survivor2. The survivor regions are then swapped. If an object is old enough or survivor2 is full, it is moved to the old space. Finally when the old space is close to full, a full GC operation is invoked.

G. Spark on Modern Scale-up Servers

Dual socket servers are becoming commodity in the data centers, e.g Google warehouse scale computers have been optimized for NUMA machines \cite{9}. Modern scale-up servers like Ivy Bridge machines are also part of Google data centers as recent study \cite{10} presents a detailed micro-architectural analysis of Google data center jobs running on the Ivy Bridge servers. Realizing the need of the hour, the inventors of Spark are also developing cache friendly data structures and algorithms under the project name Tungsten \cite{11} to improve the memory and CPU performance of Spark applications on modern servers.

Our recent efforts on identifying the bottlenecks in Spark \cite{6}, \cite{7} on Ivy Bridge machine shows that (i) Spark workloads exhibit poor multi-core scalability due to thread level load imbalance and work-time inflation, which is caused by frequent data accesses to DRAM and (ii) the performance of Spark workloads deteriorates severely as we enlarge the input data size due to significant garbage collection overhead. However, the scope of work is limited to batch processing workloads only, assuming that Spark streaming would have same micro-architectural bottlenecks. We revisit this assumption in this paper.

Simultaneous multi-threading and hardware prefetching are effective ways to hide data access latencies and additional latency over-head due to accesses to remote memory can be removed by co-locating the computations with data they access on the same socket.

One reason for severe impact of garbage collection is that full generation garbage collections are triggered frequently at large volumes of input data and the size of JVM is directly related to Full GC time. Multiple smaller JVMs could be better than a single large JVM.

In this paper, we answer the following questions concerning in-memory data analytics running on modern scale-up servers using the Apache Spark as a case study. Apache Spark defines the state of the art in big data analytics platforms exploiting data-flow and in-memory computing.

- Does micro-architectural performance remain consistent across batch and stream processing data analytics?
- How does data velocity affect micro-architectural performance of in-memory data analytics with Spark?
- How much performance gain is achievable by co-locating the data and computations on NUMA nodes for in-memory data analytics with Spark?
- Is simultaneous multi-threading effective for in-memory data analytics with Spark?
- Are existing hardware prefetchers in modern scale-up servers effective for in-memory data analytics with Spark?
Does in-memory data analytics with Spark experience loaded latencies (happens if bandwidth consumption is more than 80% of sustained bandwidth)

• Are multiple small executors (which are java processes in Spark that run computations and store data for the application) better than single large executor?

III. METHODOLOGY

Our study of architectural impact on in-memory data analytics is based on an imperial study of performance of batch and stream processing with Spark using representative benchmark workloads. We have performed several series of experiments, in which we have evaluated impact of each of the architectural features, such as data locality in NUMA, HW prefetchers, and hyper-threading, on in-memory data analytics with Spark.

A. Workloads

This study uses batch processing and stream processing workloads, described in Table I and Table II respectively. Benchmarking big data analytics is an open research area, we however chose the workloads carefully. Batch processing workloads are a subset BigDataBench [12] and HiBench [13] which are highly referenced benchmark suites in Big data domain. Stream processing workloads used in the paper are super set of StreamBench [14] and also cover the solution patterns for real-time stream analytics [15].

The source codes for Word Count, Grep, Sort and Naive-Bayes are taken from BigDataBench [12] and HiBench [13] whereas the source codes for K-Means, Gaussian and Sparse NaiveBayes are taken from Spark MLlib (which is Spark’s scalable machine learning library [15]) examples available along with Spark distribution. Likewise the source codes for stream processing workloads are also available from Spark Streaming examples. Big Data Generator Suite (BDGS), an open source tool was used to generate synthetic data sets based on raw data sets [17].

B. System Configuration

Table III shows details about our test machine. Hyper-threading is only enabled during the evaluation of simultaneous multi-threading for Spark workloads. Otherwise Hyper-Threading and Turbo-boost are disabled through BIOS as per Intel Vtune guidelines to tune software on the Intel Xeon processor E5/E7 v2 family [18]. With Hyper-Threading and Turbo-boost disabled, there are 24 cores in the system operating at the frequency of 2.7 GHz.

Table IV also lists the parameters of JVM and Spark after experiments, in which we have evaluated impact of each of the architectural features, such as data locality in NUMA, HW prefetchers, and hyper-threading, on in-memory data analytics with Spark.

C. Measurement Tools and Techniques

We configure Spark to collect GC logs which are then parsed to measure time (called real time in GC logs) spent in garbage collection. We rely on the log files generated by Spark to calculate the execution time of the benchmarks. We use Intel Vtune Amplifier [20] to perform general micro-architecture exploration and to collect hardware performance counters. We use numactl [21] to control the process and memory allocation affinity to a particular socket. We use hwloc [22] to get the CPU ID of hardware threads. We use msr-tools [23] to read and write model specific registers (MSRs).

All measurement data are the average of three measure runs; Before each run, the buffer cache is cleared to avoid variation in the execution time of benchmarks. Through concurrency analysis in Intel Vtune, we found that executor pool threads in Spark start taking CPU time after 10 seconds. Hence, hardware performance counter values are collected after the ramp-up period of 10 seconds. For batch processing workloads, the measurements are taken for the entire run of the applications and for stream processing workloads, the measurements are taken for 180 seconds as the sliding interval and duration of windows in streaming workloads considered are much less than 180 seconds.

We use top-down analysis method proposed by Yasin [24] to study the micro-architectural performance of the workloads. Earlier studies on profiling on big data workloads shows the efficacy of this method in identifying the micro-architectural bottlenecks [6], [10], [25]. Super-scalar processors can be conceptually divided into the “front-end” where instructions are fetched and decoded into constituent operations, and the “back-end” where the required computation is performed. A pipeline slot represents the hardware resources needed to process one micro-operation. The top-down method assumes that for each CPU core, there are four pipeline slots available per clock cycle. At issue point each pipeline slot is classified into one of four base categories: Front-end Bound, Back-end Bound, I-cache Bound, D-cache Bound.
### TABLE II: Stream Processing Workloads

<table>
<thead>
<tr>
<th>Workload</th>
<th>Description</th>
<th>Input data stream</th>
</tr>
</thead>
<tbody>
<tr>
<td>Streaming Kmeans (Skm)</td>
<td>uses streaming version of K-Means clustering algorithm from Spark Mllib.</td>
<td>Numerical Records</td>
</tr>
<tr>
<td>Streaming Linear Regression (Slr)</td>
<td>uses streaming version of Linear Regression algorithm from Spark Mllib.</td>
<td></td>
</tr>
<tr>
<td>Streaming Logistic Regression (Slogr)</td>
<td>uses streaming version of Logistic Regression algorithm from Spark Mllib.</td>
<td></td>
</tr>
<tr>
<td>Network Word Count (NWc)</td>
<td>counts the number of words in text received from a TCP socket every 2 sec.</td>
<td></td>
</tr>
<tr>
<td>Network Grep (Gp)</td>
<td>counts how many lines have the word the in them every sec and prints the counts on the screen.</td>
<td></td>
</tr>
<tr>
<td>Stateful Word Count (StWc)</td>
<td>counts words cumulatively in text received from the network every sec starting with initial value of word count.</td>
<td></td>
</tr>
<tr>
<td>Sql Word Count (SqWc)</td>
<td>Use DataFrames and SQL to count words in text received from the network every 2 sec.</td>
<td></td>
</tr>
<tr>
<td>Click stream Error Rate (Cpe)</td>
<td>returns the rate of error pages (a non-200 status) in each zip code over the last 30 sec.</td>
<td></td>
</tr>
<tr>
<td>Click stream Per Zip Code (Cpz)</td>
<td>Per Zip Code generates streaming events over the network to simulate page views per second on a website.</td>
<td></td>
</tr>
<tr>
<td>Click stream Page Counts (CPC)</td>
<td>counts views per URL seen in each batch.</td>
<td></td>
</tr>
<tr>
<td>Click stream Active User Count (CAuc)</td>
<td>returns number of unique users in last 15 sec.</td>
<td></td>
</tr>
<tr>
<td>Click stream Sliding Page Counts (CSpc)</td>
<td>look for users in the existing dataset and print it out if there is a match.</td>
<td></td>
</tr>
<tr>
<td>Twitter Popular Tags (TP)</td>
<td>calculates popular hashtags (topics) over sliding 10 and 60 sec windows from a Twitter stream.</td>
<td></td>
</tr>
<tr>
<td>Twitter Count Min Sketch (TCms)</td>
<td>uses the Count-Min Sketch from Twitter's Algebra library to compute windowed and global Top-K estimates of user IDs occurring in a Twitter stream.</td>
<td></td>
</tr>
<tr>
<td>Twitter Hyper Log Log (THll)</td>
<td>uses HyperLogLog algorithm from Twitter's Algebra library to compute a windowed and global estimate of the unique user IDs occurring in a Twitter stream.</td>
<td></td>
</tr>
</tbody>
</table>

### TABLE III: Machine Details.

<table>
<thead>
<tr>
<th>Component</th>
<th>Details</th>
</tr>
</thead>
<tbody>
<tr>
<td>Processor</td>
<td>Intel Xeon E5-2697 V2, Ivy Bridge micro-architecture</td>
</tr>
<tr>
<td>Cores</td>
<td>12 @ 2.7GHz (Turbo up 3.5GHz)</td>
</tr>
<tr>
<td>Threads</td>
<td>2 per Core (when Hyper-Threading is enabled)</td>
</tr>
<tr>
<td>Sockets</td>
<td>2</td>
</tr>
<tr>
<td>L1 Cache</td>
<td>32 KB for Instruction and 32 KB for Data per Core</td>
</tr>
<tr>
<td>L2 Cache</td>
<td>256 KB per core</td>
</tr>
<tr>
<td>L3 Cache</td>
<td>30MB per Socket</td>
</tr>
<tr>
<td>Memory</td>
<td>2 x 32GB, 4 DDR3 channels, Max BW 60GB/s per Socket</td>
</tr>
<tr>
<td>OS</td>
<td>Linux Kernel Version 2.6.32</td>
</tr>
<tr>
<td>JVM</td>
<td>Oracle Hotspot JDK 7u71</td>
</tr>
<tr>
<td>Spark</td>
<td>Version 1.5.0</td>
</tr>
</tbody>
</table>

### TABLE IV: Spark and JVM Parameters for Different Workloads.

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Batch Processing Workloads</th>
<th>Spark Processing Workloads</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>Spark-Core, Spark-SQL, Spark Millib, Graph X</td>
<td>Spark-Mllib, Graph X</td>
</tr>
<tr>
<td>spark.storage.memoryFraction</td>
<td>0.1</td>
<td>0.6</td>
</tr>
<tr>
<td>spark.shuffle.memoryFraction</td>
<td>0.7</td>
<td>0.4</td>
</tr>
<tr>
<td>spark.shuffle.compress</td>
<td>true</td>
<td>true</td>
</tr>
<tr>
<td>spark.shuffle.part</td>
<td>true</td>
<td>true</td>
</tr>
<tr>
<td>spark.broadcast.compress</td>
<td>true</td>
<td>true</td>
</tr>
<tr>
<td>Heap Size (GB)</td>
<td>50</td>
<td></td>
</tr>
<tr>
<td>Old Generation Garbage Collector</td>
<td>PS Mark Sweep</td>
<td></td>
</tr>
<tr>
<td>Young Generation Garbage Collector</td>
<td>PS Scavenge</td>
<td></td>
</tr>
</tbody>
</table>

### IV. EVALUATION

**A. Does micro-architectural performance remain consistent across batch and stream processing data analytics?**

As stream processing is micro-batch processing in Spark, we hypothesize batch processing and stream processing to exhibit the same micro-architectural behaviour. Figure [1a] shows the IPC values of batch processing workloads range between 1.78 to 0.76, whereas the IPC values of stream processing workloads range between 1.85 to 0.71. The IPC values of word count (Wc) and grep (Gp) are very close to their stream processing equivalents, i.e. network word count (NWc) and network grep (NGp). Likewise the pipeline slots breakdown in Figure [1b] for the same workloads are quite similar. This implies that batch processing and stream processing will have the same micro-architectural behaviour if the difference between the two implementations is of micro-batching only.

Sql Word Count (SqWc), which uses the Dataframes has better IPC than both word count (Wc) and network word count (NWc), which use RDDs. Aggregation (SqlAg) and Join (SqlJoin) queries which also use DataFrame API have IPC values higher than most of the workloads using RDDs. One can see the similar pattern for retiring slots fraction in Figure [1b].
Sql Word Count (SqWc) exhibits 25.56% less back-end bound slots than streaming network word count (NWc) because sql word count (SqWc) shows 64% less DRAM bound stalled cycles than network word count (NWc) and hence consumes 25.65% less memory bandwidth than network word count (NWc). Moreover the execution units inside the core are less starved in sql word count as fraction of clock cycles during which no ports are utilized, is 5.23% less than in network wordcount. RDDs use Java-objects based row representation, which have high space overhead whereas DataFrames use new Unsafe Row format where rows are always 8-byte word aligned (size is multiple of 8 bytes) and equality comparison and hashing are performed on raw bytes without additional interpretation. This implies that DataFrames have the potential to improve the micro-architectural performance of Spark workloads.

The DAG of both windowed word count (Wwc) and twitter popular tags (Tpt) consists of “map” and “reduceByKeyAndWindow” transformations but the breakdown of pipeline slots in both workloads differ a lot. The back-end bound fraction in windowed word count (Wwc) is 2.44x larger and front-end bound fraction is 3.65x smaller than those in twitter popular tags (Tpt). The DRAM bound stalled cycles in windowed word count (Wwc) are 4.38x larger and L3 bound stalled cycles are 3.26x smaller than those in twitter popular tags (Tpt). Fraction of cycles during which 0 port is utilized, however differ only by 2.94%. Icache miss impact is 13.2x larger in twitter popular tags (Tpt) than in windowed word count (Wwc). The input data rate in windowed word count (Wwc) is 10,000 events/s whereas in twitter popular tags (Tpt), it is 10 events/s. Since the sampling interval is 2s, the working set of a windowing operation in windowed word count (Wwc) with 30s window length is 15 x 10,000 events where the working set of a windowing operation in twitter popular tags (Tpt) with 60s window length is 30 x 10 events. The working set in windowed word count (Wwc) is 500x larger than that in twitter popular tags (Tpt). The 30 MB last level cache is sufficient enough for the working set of Tpt but not for windowed word count (Wwc). That’s why windowed word count (Wwc) also consumes 24x more bandwidth than twitter popular tags (Tpt).

Click stream sliding page count (CSpc) also uses similar “map” and “countByValueAndWindow” transformations and the input data rate is also the same as in windowed word count (Wwc) but the back-end bound fraction and DRAM bound stalls are smaller in click stream sliding page count (CSpc) than in windowed word count (Wwc). Again the working set in Click stream sliding page count (CSpc) with 10s window length is 5 x 10,000 events which three times less than the working set in windowed word count (Wwc).

CErpz and CAuc both use “window”, “map” and “groupByKey” transformations but the front-end bound fraction and icache miss impact in CAuc is larger than in CErpz. However, back-end bound fraction, DRAM bound stalled cycles, memory bandwidth consumption are larger in CErpz than in CAuc. The retiring fraction is almost same in both workloads. The difference is again the working set. The working set in CErpz with window length of 30 seconds is 15 x 10,000 events which is 3x larger than in CAuc with window length of 10 seconds. This implies that with larger working sets, Icache miss impact can be reduced.

B. How does data velocity affect micro-architectural performance of in-memory data analytics with Spark?

In order to answer the question, we compare the micro-architectural characterization of stream processing workloads at input data rates of 10, 100, 1000 and 10,000 events per second. Figure 2a shows that CPU utilization increases only modestly up-to 1000 events/s after which it increases up-to 20%. Like wise IPC in figure 2b increases by 42% in CSpc and 83% in CAuc when input rate is increased from 10 to 10,000 events per second.

The pipeline slots breakdown in Figure 2c shows that when the input data rates are increased from 10 to 10,000 events/s, fraction of pipeline slots being retired increases by 14.9% in CAuc and 8.1% in CSpc because in CAuc, the fraction of front-end bound slots and bad speculation slots decrease by 9.3% and 8.1% respectively and the back-end bound slots increase by only 2.5%, where as in CSpc, the fraction of front-end bound slots and bad speculation slots decrease by 0.4% and 7.4% respectively and the back-end bound slots increase by only 0.4%.

The memory subsystem stalls break down in Figure 2d show that L1 bound stalls increase, L3 bound stalls decrease and DRAM bound stalls increase at high data input rate, e.g in CErpz, L3 bound stall and DRAM bound stalls remain roughly constant at 10, 100 and 1000 events/s because the working sets are still not large enough to create an impact but at 10,000 events/s, the working sets does not fit into the last level cache and thus DRAM bound stalls increase by approximately 20% while the L3 bound stalls decrease by the same amount. This is also evident from Figure 2e where the memory bandwidth
C. Does data locality on NUMA nodes improve the performance of in-memory data analytics with Spark?

Ivy Bridge Server is a NUMA multi-socket system. Each socket has 2 on-chip memory controllers and a part of the main memory is directly connected to each socket. This layout offers high bandwidth and low access latency to the directly connected part of the main memory. The sockets are connected by two QPI (Quick Path Interconnect) links, thus a socket can access the main memory of other socket. However, a memory access from one socket to memory from another socket (remote memory access) incurs additional latency overhead due to transferring the data by cross-chip interconnect. By co-locating the computations with the data they access, the NUMA overhead can be avoided.

To evaluate the impact of NUMA on Spark workloads, we run the benchmarks in two configurations: a) Local DRAM, where Spark process is bound to socket 0 and memory node 0, i.e. computations and data accesses are co-located, and b) Remote DRAM, where spark process is bound to socket 0 and memory node 1, i.e. all data accesses incur the additional
 latency. The input data size for the workloads is chosen as 6GB to ensure that memory working set sizes fit socket memory. Spark parameters for the two configurations are given in Table VI. Equation 1 and 2 in Appendix give the formulae for fraction of clock cycles, CPU stalled on local DRAM and remote DRAM respectively.

Figure 3a shows remote memory accesses can degrade the performance of Spark workloads by 10% on average. This is because despite the stalled cycles on remote memory accesses double (see Figure 3c), retiring category degrades by only 8.7%, Back-end bound stalls increases by 19.45%, bad speculation decreases by 9.1% and front-end bound stalls decreases by 9.58% on average as shown in Figure 3b. Furthermore, the total cross-chip bandwidth of 32 GB/sec (peak bandwidth of 16 GB/s per QPI link) satisfies the memory bandwidth requirements of Spark workloads (see Figure 3d).

**D. Is simultaneous multi-threading effective for in-memory data analytics?**

Ivy Bridge Machine uses Simultaneous Multi-threading(SMT), which enables one processor core to run two software threads simultaneously to hide data access latencies. To evaluate the effectiveness of Hyper-Threading, we run Spark process in the three different configurations a) ST:2x1, the base-line single threaded configuration where Spark process is bound to two physical cores b)
SMT:2x2, a simultaneous multi-threaded configuration where Spark process is allowed to use 2 physical cores and their corresponding hyper threads and c) ST:4x1, the upper-bound single threaded configuration where Spark process is allowed to use 4 physical cores. Spark parameters for the aforementioned configurations are given in Table VII. We also experimented with base-line configurations, ST:1x1, ST:3x3, ST:4x4, ST:5x5 and ST:6x6. In all experiments socket 0 and memory node 0 is used to avoid NUMA affects and the size of input data for the workloads is 6GB.

Figure 4a shows that SMT provides 39.5% speedup on average across the workloads over baseline configuration, while the upper-bound configuration provided 77.45% on average across the workloads. The memory bandwidth in SMT case also keeps up with multi-core case it is 20.54% less than that of multi-core version on average across the workloads.

Figure 4b presents HT Effectiveness at different baseline configurations. HT Effectiveness of 1 is desirable as it implies 50% performance improvement in Hyper-Threading case over the baseline single threaded configuration. Equation 3 in Appendix gives the formula for HT effectiveness. One can see HT effectiveness remains close to 1 on average across the workloads till 4 cores after that it drops. This is because of poor multi-core scalability of Spark workloads as shown in [6].

For most of the workloads, DRAM bound is reduced to half whereas L1 Bound doubles when comparing the SMT case over baseline ST case in Figure 4c, implying that Hyper-threading is effective in hiding the memory access latency for Spark workloads.

Table VI: Machine and Spark Configuration for NUMA Evaluation

<table>
<thead>
<tr>
<th>Hardware</th>
<th>Local DRAM</th>
<th>Remote DRAM</th>
</tr>
</thead>
<tbody>
<tr>
<td>Socket ID</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>Memory Node ID</td>
<td>0</td>
<td>1</td>
</tr>
<tr>
<td>No. of cores</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>No. of threads</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>Spark</td>
<td></td>
<td></td>
</tr>
<tr>
<td>spark.driver.cores</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>spark.default.parallelism</td>
<td>12</td>
<td>12</td>
</tr>
<tr>
<td>spark.driver.memory (GB)</td>
<td>24</td>
<td>24</td>
</tr>
</tbody>
</table>

Table VII: Machine and Spark Configurations to evaluate Hyper Threading

<table>
<thead>
<tr>
<th>Hardware</th>
<th>ST:2x1</th>
<th>SMT:2x2</th>
<th>ST:4x1</th>
</tr>
</thead>
<tbody>
<tr>
<td>No of sockets</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No of memory nodes</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>No. of cores</td>
<td>2</td>
<td>2</td>
<td>4</td>
</tr>
<tr>
<td>No. of threads</td>
<td>1</td>
<td>2</td>
<td>1</td>
</tr>
<tr>
<td>Spark</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>spark.driver.cores</td>
<td>2</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>spark.default.parallelism</td>
<td>4</td>
<td>4</td>
<td>4</td>
</tr>
<tr>
<td>spark.driver.memory (GB)</td>
<td>24</td>
<td>24</td>
<td>24</td>
</tr>
</tbody>
</table>
E. Are existing hardware prefetchers in modern scale-up servers effective for in-memory data analytics?

Prefetching is a promising approach to hide memory access latency by predicting the future memory accesses and fetching the corresponding memory blocks into the cache ahead of explicit accesses by the processor. Intel Ivy Bridge Server has two L1-D prefetchers and two L2 prefetchers. The description about prefetchers is given in Table VIII. This information is taken from Intel software forum [27].

<table>
<thead>
<tr>
<th>Prefetcher</th>
<th>Bit No. in MSR (0x1A4)</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>L2 hardware prefetcher</td>
<td>0</td>
<td>Fetches additional lines of code or data into the L2 cache</td>
</tr>
<tr>
<td>L2 adjacent cache line prefetcher</td>
<td>1</td>
<td>Fetches the cache line that comprises a cache line pair (128 bytes)</td>
</tr>
<tr>
<td>DCU prefetcher</td>
<td>2</td>
<td>Fetches the next cache line into L1-D cache</td>
</tr>
<tr>
<td>DCU IP prefetcher</td>
<td>3</td>
<td>Uses sequential load history (based on Instruction Pointer of previous loads) to determine whether to prefetch additional lines</td>
</tr>
</tbody>
</table>

To evaluate the effectiveness of L1-D prefetchers, we measure L1-D miss impact for the benchmarks at four configurations: a) all processor prefetchers are enabled, b) DCU prefetcher is disabled only, c) DCU IP prefetcher is disabled only and d) both L1-D prefetchers are disabled. To assess the effectiveness of L2 prefetchers, we measure L2 miss rate for the benchmarks at four configurations: a) all processor prefetchers are enabled, b) L2 hardware prefetcher is disabled only, c) L2 adjacent cache line prefetcher is disabled only and d) both L2 prefetchers are disabled. Equations 4 and 5 in the Appendix give formulae for L1-D miss impact and L2 hit impact.

Figure 5a shows that L1-D miss impact increases by only 3.17% on average across the workloads when DCU prefetcher is disabled, whereas the same metric increases by 34.13% when DCU IP prefetcher is disabled in comparison with the case when all processor prefetchers are enabled. It implies that DCU prefetcher is ineffective.

Figure 5b shows that L2 hit impact decreases by 18% on average across the workloads, when L2 adjacent cache line prefetcher is disabled, whereas disabling L2 adjacent line prefetcher decreases the L2 hit impact by only 1.36% on average across the workloads. This implies that L2 adjacent cache line prefetcher is ineffective.

By looking at the percentage change in execution time of Spark workloads over baseline configuration (all prefetchers are enabled), one can see that L1-D next-line and adjacent
(a) L1-D DCU Prefetcher is ineffective

(b) Adjacent Cache Line L2 Prefetcher is ineffective

Fig. 5: Evaluation of Hardware Prefetchers

Fig. 6: Disabling L1-D next-line and L2 Adjacent Cache Line Prefetchers can reduce the execution of Spark jobs up-to 15% and 5% respectively

Using the formula taken from Intel’s document, we calculate that maximum theoretical bandwidth, per socket, for processor with DDR3-1866 and 4 channels is 59.7GB/s and the total system bandwidth is 119.4 GB/s. To find sustained maximum bandwidth, we compile the omppenmp version of STREAM using Intel’s icc compiler. The compiler flags used are given in the Appendix. On running the benchmark, we find maximum sustained bandwidth to be 92 GB/s.

Figure 7 shows the average bandwidth consumption as a fraction of sustained maximum bandwidth for different BIOS configurable data transfer rates of DDR3 memory. It can be seen that Spark workloads consume less than 40% of sustained maximum bandwidth at 1866 data transfer rate and thus operate in the constant region. By lowering down the

F. Does in-memory data analytics with Spark experience loaded latencies (happens if bandwidth consumption is more than 80% of sustained bandwidth)

According to Jacob et al. in [28], the bandwidth vs latency response curve for a system has three regions. For the first 40% of the sustained bandwidth, the latency response is nearly constant. The average memory latency equals idle latency in the system and the system performance is not limited by the memory bandwidth in the constant region. In between 40% to 80% of the sustained bandwidth, the average memory latency increases almost linearly due to contention overhead by numerous memory requests. The performance degradation of the system starts in this linear region. Between 80% to 100% of the sustained bandwidth, the memory latency can increase exponentially over the idle latency of DRAM system and the applications performance is limited by available memory bandwidth in this exponential region. Note that maximum sustained bandwidth is 65% to 75% of the theoretical maximum for server workloads.

using formula [6] taken from Intel’s document [18], we calculate that maximum theoretical bandwidth, per socket, for processor with DDR3-1866 and 4 channels is 59.7GB/s and the total system bandwidth is 119.4 GB/s. To find sustained maximum bandwidth, we compile the omppenmp version of STREAM [29] using Intel’s icc compiler. The compiler flags used are given in the Appendix. On running the benchmark, we find maximum sustained bandwidth to be 92 GB/s.

Figure 7 shows the average bandwidth consumption as a fraction of sustained maximum bandwidth for different BIOS configurable data transfer rates of DDR3 memory. It can be seen that Spark workloads consume less than 40% of sustained maximum bandwidth at 1866 data transfer rate and thus operate in the constant region. By lowering down the

F. Does in-memory data analytics with Spark experience loaded latencies (happens if bandwidth consumption is more than 80% of sustained bandwidth)

According to Jacob et al. in [28], the bandwidth vs latency response curve for a system has three regions. For the first 40% of the sustained bandwidth, the latency response is nearly constant. The average memory latency equals idle latency in the system and the system performance is not limited by the memory bandwidth in the constant region. In between 40% to 80% of the sustained bandwidth, the average memory latency increases almost linearly due to contention overhead by numerous memory requests. The performance degradation of the system starts in this linear region. Between 80% to 100% of the sustained bandwidth, the memory latency can increase exponentially over the idle latency of DRAM system and the applications performance is limited by available memory bandwidth in this exponential region. Note that maximum sustained bandwidth is 65% to 75% of the theoretical maximum for server workloads.
data transfer rates to 1066, majority of workloads from Spark core, all workloads from Spark SQL, Spark Streaming and Graph X still operate on the boundary of linear region where as workloads from Spark MLlib shift to the linear region and mostly operate at the boundary of linear and exponential region. However at 1333, Spark MLlib workloads operate roughly in the middle of linear region. From the bandwidth consumption over time curves of the Km, Snb and Nb in Figure 8, it can be seen that even when the peak bandwidth utilization goes into the exponential region, it lasts only for a short period of time and thus have negligible impact on the performance.

It implies that Spark workloads do not experience loaded latencies and by lowering down the data transfer rate to 1333, performance is not affected. However, DRAM power consumption will be reduced as it is proportional to the frequency of DRAM.

G. Are multiple small executors better than single large executor?

With increase in the number of executors, the heap size of each executor’s JVM is decreased. Heap size smaller than 32 GB enables “CompressedOops”, that results in fewer garbage collection pauses. On the other-hand, multiple executors may need to communicate with each other and also with the driver. This leads to increase in the communication overhead. We study the trade-off between GC time and communication overhead for Spark applications.

We deploy Spark in standalone mode on a single machine, i.e. master and worker daemons run on the same machine. We run applications with 1, 2, 4 and 6 executors. Beyond 6, we hit the operating system limit of maximum number of threads in the system. Table 1 lists downs the configuration details, e.g in 1E case, one Java Virtual Machine of 50 GB Heap size is launched and executor pool uses 24 threads, where as in 2E case 2 Java Virtual machines are launched, each with 25 GB of Heap space and 12 threads in the executor pool. In all configurations, the total number of cores and the total memory used by the applications are constant at 24 cores and 50GB respectively.

<table>
<thead>
<tr>
<th>TABLE IX: Multiple Executors Configuration</th>
</tr>
</thead>
<tbody>
<tr>
<td>Configuration</td>
</tr>
<tr>
<td>spark.executor.instances</td>
</tr>
<tr>
<td>spark.executor.memory (GB)</td>
</tr>
<tr>
<td>spark.executor.cores</td>
</tr>
<tr>
<td>spark.driver.cores</td>
</tr>
<tr>
<td>spark.driver.memory (GB)</td>
</tr>
</tbody>
</table>

Figure 9 data shows that 2 executors configuration are better than 1 executor configuration, e.g. for K-Means and Gaussian, 2E configuration provides 29.31% and 30.43% performance improvement over the baseline 1E configuration, however 6E configuration only increases the performance gain to 36.48% and 35.47% respectively. For the same workloads, GC time in 6E case is 4.08x and 4.60x less than 1E case. A small performance gain from 2E to 6E despite the reduction in GC time can be attributed to increased communication overhead among the executors and master.

Fig. 9: Multiple small executors are better than single large executor due to reduction in GC time

V. RELATED WORK

Several studies characterize the behaviour of big data workloads and identify the mismatch between the processor and the big data applications [12], [25], [30]–[34]. However these studies lack in identifying the limitations of modern scale-up servers for Spark based data analytics. Ferdman et al. [30] show that scale-out workloads suffer from high instruction-cache miss rates. Large LLC does not improve performance and off-chip bandwidth requirements of scale-out workloads are low. Zheng et al. [35] infer that stalls due to kernel instruction execution greatly influence the front end efficiency. However, data analysis workloads have higher IPC than scale-out workloads [31]. They also suffer from notable end stalls but L2 and L3 caches are effective for them. Wang et al. [12] conclude the same about L3 caches and L1 I Cache miss rates despite using larger data sets. Deep dive analysis [25] reveal that big data analysis workload is bound on memory latency but the conclusion can not be generalised. None of the above mentioned works consider frameworks that enable in-memory computing of data analysis workflows.

Tang et al. [9] have shown that NUMA has significant impact on Gmail backend and web.search frontend. Researchers at IBM’s Spark technology center [36] has only explored the thread affinity, bind only JVMs to sockets but does not limit the cross socket accesses. Beamer et al. [37] have shown NUMA has moderate performance penalty and SMT has limited potential for graph analytics running on Ivy bridge server. We show that exploiting the data locality on the modern servers will not yield significant performance gain for Spark and give micro-architectural reasons why this is so.

Kanev et al. [10] have argued in favour of SMT after profiling live data center jobs on 20,000 google machines. While SMT has been shown to be effective for Hadoop workloads [25], the same conclusion could not be translated about Spark workloads as previous work shows that as memory access characteristics of Spark and Hadoop differ [33] and software stacks have significant impact on the micro-architecture behaviour of big data workloads [33]. By reaching the same conclusion for Spark, we consolidate the general understanding of effectiveness of SMT for Big Data workloads

The general understanding about current Intel prefetchers is that they have either neutral or positive impact on SPEC benchmarks and Cloudsuite [30]. We show for the first time the
they have negative impact on the performance of in-memory data analytics with Spark.

VI. CONCLUSION

We have reported a deep dive analysis of in-memory data analytics with Spark on a large scale-up server.

The key insights we have found are as follows:

- Batch processing and stream processing has same micro-architectural behaviour in Spark if the difference between two implementations is of micro-batching only.
- Spark workloads using DataFrames have improved instruction retirement over workloads using RDDs.
- If the input data rates are small, stream processing workloads are front-end bound. However, the front end bound stalls are reduced at larger input data rates and instruction retirement is improved.
- Exploiting data locality on NUMA nodes can only reduce the job completion time by 10% on average as it reduces the back-end bound stalls by 19%, which improves the instruction retirement only by 9%.
- Hyper-Threading is effective to reduce DRAM bound stalls by 50%, HT effectiveness is 1.
- Disabling next-line L1-D and Adjacent Cache line L2 prefetchers can improve the performance by up-to 14% and 4% respectively.
- Spark workloads does not experience loaded latencies and it is better to lower down the DDR3 speed from 1866 to 1333.
- Multiple small executors can provide up-to 36% speedup over single large executor.

Firstly, we recommend Spark users to prefer DataFrames over RDDs while developing Spark applications and input data rates should be large enough for real time streaming analytics to improve the instruction retirement. Secondly, We advise to use executors with memory size less than or equal to 32GB and restrict each executor to use NUMA local memory. Thirdly we recommend to enable hyper-threading, disable next-line L1-D and adjacent cache line L2 prefetchers and lower the DDR3 speed to 1333.

We also envision processors with 6 hyper-threaded cores without L1-D next line and adjacent cache line L2 prefetchers. The die area saved can be used to increase the LLC capacity, and the use of high bandwidth memories like Hybrid memory cubes is not justified for in-memory data analytics with Spark.

VII. APPENDIX

Here we give the formulas for metrics used in the evaluation of NUMA, SMT and hardware prefetchers in our study.

Equation [1] gives the formula for LocalDRAMBound, which tells how often the CPU was stalled on local memory node. It is calculated by multiplying the number of retired load micro-operations, which data sources missed LLC but serviced from local dram with the corresponding latency cycles and then dividing by the total number of clock cycles when the cores are not in halted state.

\[
\text{Local DRAM Bound} = \frac{\text{130} \times \text{MEM}_{\text{LOAD}} \text{UOPS}_{\text{LLC}} \text{MISS}_{\text{RETIRED}} \text{LOCAL}_{\text{DRAM}}}{\text{CPU}_{\text{CLK}} \text{UNHALTED}_{\text{THREAD}}} \tag{1}
\]

Equation [2] gives the formula for RemoteDRAMBound, which tells how often the CPU was stalled on remote memory node. It is calculated by multiplying the number of retired load micro-operations, which data sources missed LLC but serviced from remote dram with the corresponding latency cycles and then dividing by the total number of clock cycles when the cores are not in halted state.

\[
\text{Remote DRAM Bound} = \frac{\text{310} \times \text{MEM}_{\text{LOAD}} \text{UOPS}_{\text{LLC}} \text{MISS}_{\text{RETIRED}} \text{REMOTE}_{\text{DRAM}}}{\text{CPU}_{\text{CLK}} \text{UNHALTED}_{\text{THREAD}}} \tag{2}
\]

Equation [3] gives the formula for HT Effectiveness, which is taken from Intel’s on-line forum [26]. HT Scaling\text{obs} is the speedup observed in simultaneous multi-threaded case over the baseline single-threaded case, whereas DP Scaling\text{obs} speedup observed in the upper-bound single-threaded case.

\[
\text{HT Effectiveness} = \text{HT Scaling}_{\text{obs}} \times (0.538 + 0.462/ \text{DP Scaling}_{\text{obs}}) \tag{3}
\]

Equation [4] gives the formula for L1 miss impact, which is obtained by multiplying the number of retired load micro-operations which data sources following L1 data-cache miss with the corresponding latency cycles and dividing product by the total number of clock cycles when the cores are not in halted state.

\[
\text{L1 Miss Impact} = \frac{\text{6} \times \text{MEM}_{\text{LOAD}} \text{UOPS}_{\text{RETIRED}} \text{L1}_{\text{MISS}_{\text{PS}}}}{\text{CPU}_{\text{CLK}} \text{UNHALTED}_{\text{THREAD}}} \tag{4}
\]

Equation [5] gives the formula for L2 hit impact, which is obtained by multiplying the number of retired load micro-operations with L2 cache hits as data sources, with the corresponding latency cycles and dividing product by the total number of clock cycles when the cores are not in halted state.

\[
\text{L2 Hit Impact} = \frac{\text{12} \times \text{MEM}_{\text{LOAD}} \text{UOPS}_{\text{RETIRED}} \text{L2}_{\text{HIT}_{\text{PS}}}}{\text{CPU}_{\text{CLK}} \text{UNHALTED}_{\text{THREAD}}} \tag{5}
\]

Maximum Theoretical Bandwidth per socket (GB/s) = \left(\frac{\langle MT/s \rangle \times 8 \text{ Bytes/clock} \times \langle \text{num channels} \rangle}{1000}\right)

\[
\tag{6}
\]

(7)

ACKNOWLEDGMENTS

This work was supported by Erasmus Mundus Joint Doctorate in Distributed Computing (EMJD-DC) program funded by the Education, Audiovisual and Culture Executive Agency (EACEA) of the European Commission. It was also supported by projects, Severo Ochoa SEV2015-0493 and TIN2015-65316 from the Spanish Ministry of Science and Innovation. We thank Ananya Muddukrishna for their comments on the first draft of the paper. We also thank the anonymous reviewers for their constructive feedback

REFERENCES


