Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Analyzing the Suitability of Contemporary 3D-Stacked PIM Architectures for HPC Scientific Applications
Oak Ridge Natl Lab, Oak Ridge, TN 37830 USA..
Oak Ridge Natl Lab, Oak Ridge, TN 37830 USA..
Oak Ridge Natl Lab, Oak Ridge, TN 37830 USA..
Intel Labs, Santa Clara, CA USA..
Show others and affiliations
2019 (English)In: CF '19 - PROCEEDINGS OF THE 16TH ACM INTERNATIONAL CONFERENCE ON COMPUTING FRONTIERS, ASSOC COMPUTING MACHINERY , 2019, p. 256-262Conference paper, Published paper (Refereed)
Abstract [en]

Scaling off-chip bandwidth is challenging due to fundamental limitations, such as a fixed pin count and plateauing signaling rates. Recently, vendors have turned to 2.5D and 3D stacking to closely integrate system components. Interestingly, these technologies can integrate a logic layer under multiple memory dies, enabling computing capability inside a memory stack. This trend in stacking is making PIM architectures commercially viable. In this work, we investigate the suitability of offloading kernels in scientific applications onto 3D stacked PIM architectures. We evaluate several hardware constraints resulted from the stacked structure. We perform extensive simulation experiments and indepth analysis to quantify the impact of application locality in TI,Bs, data caches, and memory stacks. Our results also identify design optimization areas in software and hardware for HPC scientific applications.

Place, publisher, year, edition, pages
ASSOC COMPUTING MACHINERY , 2019. p. 256-262
Keywords [en]
processing-in-memory, 3D stacked mernory, PIM, NNARD RH, 1974, IEEE JOURNAL OF SOLID-STATE CIRCUITS, VSC 9, P256
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-255514DOI: 10.1145/3310273.3322831ISI: 000474686400036Scopus ID: 2-s2.0-85066055698&OAI: oai:DiVA.org:kth-255514DiVA, id: diva2:1361704
Conference
16th ACM International Conference on Computing Frontiers, CF 2019; Alghero, Sardinia; Italy; 30 April 2019 through 2 May 2019
Note

QC 20191016

Available from: 2019-10-16 Created: 2019-10-16 Last updated: 2019-10-16Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Markidis, Stefano

Search in DiVA

By author/editor
Markidis, Stefano
By organisation
SeRC - Swedish e-Science Research CentreComputational Science and Technology (CST)
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 17 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf