kth.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Integrating Signals with High Sampling Rates for Transmission Line Protection in Digital Substations
KTH, School of Electrical Engineering and Computer Science (EECS), Electrical Engineering, Electric Power and Energy Systems.ORCID iD: 0000-0001-9073-0792
KTH, School of Electrical Engineering and Computer Science (EECS), Electrical Engineering, Electric Power and Energy Systems.ORCID iD: 0000-0003-3014-5609
2021 (English)In: IEEE Transactions on Power Delivery, ISSN 0885-8977, E-ISSN 1937-4208, Vol. 36, no 6, p. 3299-3308Article in journal (Refereed) Published
Abstract [en]

Travelling wave based protection functions require significantly higher sampling rates than protection functions based on time-domain superimposed quantities or fundamental frequency phasors. Integrating these high sampling rates in digital substations leads to a significant increase of the communication load of process-level networks and causes high computational cost for centralized protection systems. This paper builds on a distributed signal processing approach, which allocates the filtering operations among standalone merging units (SAMU). In particular, the paper presents a decimation filter design to integrate signals with high sampling rates at the process-level. Thereby, signal sequences with high, medium and low sampling rates are provided according to the requirements of the respective protection function. The decimation filter structure is optimized with respect to time delay by the Remez exchange algorithm and with respect to computational cost by a multistage approach and a sparse filter design algorithm. In addition, the filter response is verified against the accuracy constraints defined in IEC 61869-6 and IEC 61869-13. The paper shows that it is feasible to distribute the filtering operations among SAMUs, while keeping the time delay below the maximum allowable processing delay of 2 ms.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE) , 2021. Vol. 36, no 6, p. 3299-3308
Keywords [en]
Computational cost, Computational efficiency, Delay effects, delay estimation, Delays, field programmable gate arrays, finite impulse response filters, IEC Standards, power system protection, signal analysis, substation automation, Substations, Time-domain analysis, Time-frequency analysis, Electric substations, Time delay, Centralized protections, Distributed signal processing, Filtering operations, Fundamental frequencies, Process-level networks, Sparse filter designs, Transmission line protection, Travelling wave based protection, Signal sampling
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-292889DOI: 10.1109/TPWRD.2020.3038258ISI: 000722005300006Scopus ID: 2-s2.0-85098794908OAI: oai:DiVA.org:kth-292889DiVA, id: diva2:1545402
Note

QC 20210419

Available from: 2021-04-19 Created: 2021-04-19 Last updated: 2023-10-16Bibliographically approved
In thesis
1. Distributed Signal Processing in Digital Substations: Integrating High Sampling Rate Measurements at the Process-Level
Open this publication in new window or tab >>Distributed Signal Processing in Digital Substations: Integrating High Sampling Rate Measurements at the Process-Level
2021 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

Future power systems will be dominated by power electronic (PE) converter connected generation. This trend is primarily driven by the increasing penetration of wind power as well as the increasing integration of photovoltaic (PV) based generation. In general, these PE converter connected generation sources are expected to change the dynamic behavior of power systems. In particular, conventional phasor-based protection systems may be challenged by the reduced inertia and reduced short-circuit power, due respectively to non-synchronous generation and limited short-circuit power of PE converters.

Therefore, it has been proposed to utilize time-domain protection principles, which are more sensitive and operate faster than phasor-based protection functions. For instance, travelling-wave (TW) based differential protection analyses the magnitude, polarity and arrival time of the fault generated TWs when they reach the line terminals. This type of protection functions requires high sampling rates in the megahertz range and is characterized by fast cycle times. Today’s modern substations have digital secondary systems consisting of process-level networks and highly functionally integrated protection Intelligent Electronic Devices (IEDs). The integration of high sampling rate protection applications in digital substations is challenging, since they increase significantly the communication load on process-level networks as well as the computational load on highly functionally integrated IEDs and centralized protection platforms.

This thesis aims to test the hypothesis that a distributed signal processing architecture can provide a scalable integration of high sampling rate protection applications in digital substations without increasing vastly the communication load on process-level networks and computational load on highly functionally integrated protection IEDs. Therefore, the thesis proposes that the most computation- and communication-demanding signal extraction tasks of time-domain protection functions be allocated to a process-level device, termed Distributed Signal Processing Units (DSPU). Moreover, suitable data models for the protection signal features are derived based on the IEC 61850 modelling approach as well as their mapping to IEC standard compliant communication protocols is discussed. In addition, the results show that the communication load may be reduced significantly by the proposed distributed signal processing architecture, and also that an increased number of DSPUs can be connected to the same process-level network. Furthermore, as part of this thesis, a detailed design of the DSPU is developed, which has been optimized with respect to the processing delay and the computational costs. Finally, the proposed substation architecture is verified through electromagnetic transient (EMT) simulations.

Place, publisher, year, edition, pages
Stockholm, Sweden: KTH Royal Institute of Technology, 2021. p. 63
Series
TRITA-EECS-AVL ; 2021:53
Keywords
Communication networks, digital signal processing, digital substation, field-programmable gate array, filter design, IEC 61850, IEC 61869, power system protection, substation automation
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Electrical Engineering
Identifiers
urn:nbn:se:kth:diva-300420 (URN)978-91-7873-944-8 (ISBN)
Public defence
2021-10-04, Kollegiesalen Zoom: https://kth-se.zoom.us/j/61033307653?pwd=ZFc0anNrWi8yamVYZzdpK1p2NzY3UT09, Brinellvägen 8, Stockholm, 10:00 (English)
Opponent
Supervisors
Note

QC 20210831

Available from: 2021-08-31 Created: 2021-08-30 Last updated: 2022-06-25Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Hohn, FabianNordström, Lars

Search in DiVA

By author/editor
Hohn, FabianNordström, Lars
By organisation
Electric Power and Energy Systems
In the same journal
IEEE Transactions on Power Delivery
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 129 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf