Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Towards virtual prototyping of synchronous real-time systems on noc-based MPSoCs
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektronik.
Vise andre og tillknytning
2017 (engelsk)Inngår i: 2017 12th IEEE International Symposium on Industrial Embedded Systems, SIES 2017 - Proceedings, Institute of Electrical and Electronics Engineers (IEEE), 2017, artikkel-id 7993375Konferansepaper (Fagfellevurdert)
Abstract [en]

NoC-based designs provide a scalable and flexible communication solution for the rising number of processing cores on a single chip. To master the complexity of the software design in such a NoC-based multi-core architecture, advanced incremental integration testing solutions are required. This work presents a virtual platform based software testing and debugging approach for a synchronous application model on a NoC-based designs provide a scalable and flexible communication solution for the rising number of processing cores on a single chip. To master the complexity of the software design in such a NoC-based multi-core architecture, advanced incremental integration testing solutions are required. This work presents a virtual platform based software testing and debugging approach for a synchronous application model on a 2x2 NoC-based MPSoC. We propose a development approach and a test environment that exploits the time approximation within Imperas OVP instruction accurate simulator and a functional model of the Nostrum NoC, for both software instructions and hardware clock cycles at larger time stamps called Quantum that does not sacrifice functional correctness. The functional testing environment runs the target software without running it on the real hardware platform. With the help of Nostrum NoC we can support a synchronous system execution that is reasonably fast and precise with respect to a global synchronization signal, called HeartBeat. As work in progress, this work also discusses several possible timing refinement and their possible implication on the simulation semantics and performance and how it is tackled in the future work. NoC-based MPSoC. We propose a development approach and a test environment that exploits the time approximation within Imperas OVP instruction accurate simulator and a functional model of the Nostrum NoC, for both software instructions and hardware clock cycles at larger time stamps called Quantum that does not sacrifice functional correctness. The functional testing environment runs the target software without running it on the real hardware platform. With the help of Nostrum NoC we can support a synchronous system execution that is reasonably fast and precise with respect to a global synchronization signal, called HeartBeat. As work in progress, this work also discusses several possible timing refinement and their possible implication on the simulation semantics and performance and how it is tackled in the future work.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers (IEEE), 2017. artikkel-id 7993375
Emneord [en]
Application programs, Clocks, Computer architecture, Computer software, Embedded systems, Hardware, Integration testing, Interactive computer systems, Multiprocessing systems, Network-on-chip, Program debugging, Real time systems, Semantics, Software design, Software testing, System-on-chip, Virtual prototyping, Application modeling, Development approach, Flexible communication, Functional correctness, Global synchronization, Multicore architectures, Software instruction, Software Testing and Debugging, Integrated circuit design
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-214376DOI: 10.1109/SIES.2017.7993375Scopus ID: 2-s2.0-85028578169ISBN: 9781538631669 (tryckt)OAI: oai:DiVA.org:kth-214376DiVA, id: diva2:1140382
Konferanse
12th IEEE International Symposium on Industrial Embedded Systems, SIES 2017, Ecole Nationale superieure d'Electrotechnique, d'Electronique, d'Informatique et des Telecommunications (INP-ENSEEIHT)Toulouse, France, 14 June 2017 through 16 June 2017
Merknad

QC 20170912

Tilgjengelig fra: 2017-09-12 Laget: 2017-09-12 Sist oppdatert: 2017-09-12bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Søk i DiVA

Av forfatter/redaktør
Mohammadat, M. TageÖberg, Johnny
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 19 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf