Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Design space exploration for field programmable compressor trees
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0002-2171-1528
Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland.
Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland.
Ecole Polytechnique Federale de Lausanne, Lausanne, Switzerland.
Vise andre og tillknytning
2008 (engelsk)Inngår i: Proceedings of the 2008 international conference on Compilers, architectures and synthesis for embedded systems, New York: ACM Press, 2008, s. 207-216Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

The Field Programmable Compressor Tree (FPCT) is a programmable compressor tree (e.g., a Wallace or Dadda Tree) intended for integration in an FPGA or other reconfigurable device. This paper presents a design space exploration (DSE) method that can be used to identify the best FPCT architecture for a given set of arithmetic benchmark circuits; in practice, an FPGA vendor can use the design space exploration to tailor the FPCT to meet the needs of the most important benchmark circuits of the vendor’s largest-volume clients. One novel feature of the DSE is the introduction of a metric called I/O utilization; we found that I/O utilization has a strong correlation with both the critical path delay and area of the benchmark circuits under study. Pruning the search space using I/O utilization allowed us to reduce significantly the number of FPCTs that must be synthesized and evaluated during the DSE, while giving high confidence that the best architectures are still explored. The DSE was applied to seven small-to-medium range benchmark circuits; one FPCT architecture was found that was 30% faster than the second best in terms of critical path delay, and only 3.34% larger than the smallest.

sted, utgiver, år, opplag, sider
New York: ACM Press, 2008. s. 207-216
Serie
CASES ’08
Emneord [en]
design space exploration (dse), field programmable compressor tree (fpct)
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-62161DOI: 10.1145/1450095.1450126Scopus ID: 2-s2.0-63349107951OAI: oai:DiVA.org:kth-62161DiVA, id: diva2:479902
Konferanse
Embedded Systems Week 2008 - 2008 International Conference on Compilers, Architecture and Synthesis for Embedded Systems, CASES'08;Atlanta, GA;19 October 2008 through 24 October 2008
Merknad
Qc 20120201Tilgjengelig fra: 2012-02-01 Laget: 2012-01-18 Sist oppdatert: 2012-03-22bibliografisk kontrollert

Open Access i DiVA

fulltext(384 kB)163 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 384 kBChecksum SHA-512
b026a525ada531fbe79ece848bcb69361c655e3d9316941a2c4d6165515131f534510032e3d4f152642a744cda9aeabd909ff2e9a96cb299b60f1a37ff7cd7be
Type fulltextMimetype application/pdf

Andre lenker

Forlagets fulltekstScopus

Personposter BETA

Attarzadeh Niaki, Seyed Hosein

Søk i DiVA

Av forfatter/redaktør
Attarzadeh Niaki, Seyed Hosein
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 163 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 441 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf