Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Low-Latency Maximal-Throughput Communication Interfaces for Rationally Related Clock Domains
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0003-0565-9376
2014 (engelsk)Inngår i: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 22, nr 3, s. 641-654Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

In this paper, we introduce a source-synchronous adaptive interface for the globally ratiochronous, locally synchronous design style, a subset of the globally asynchronous, locally synchronous (GALS) design style in which the frequencies of all clocks are not phase-aligned but are constrained to be rationally related, i.e., they are all submultiple of the same physical or virtual frequency. The interface can be designed using only standard cells and guarantees maximal throughput in addition to an average latency four times lower compared with state-of-the-art asynchronous first-input, first-output GALS interfaces. Several properties of the interface are formally stated and proved. We also demonstrate that the interface has a low area overhead, with only four flip-flops per data line, and is robust against nonidealities such as clock jitters and propagation delay misalignments. For a realistic link in 90-nm application-specific integrated circuit technology, we derive a 1-GHz upper bound for the least common multiple among the frequencies.

sted, utgiver, år, opplag, sider
2014. Vol. 22, nr 3, s. 641-654
Emneord [en]
Application specific integrated circuits, asynchronous circuits, circuits, circuits and systems, system-on-a-chip
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-132264DOI: 10.1109/TVLSI.2013.2252030ISI: 000332124200018Scopus ID: 2-s2.0-84896769941OAI: oai:DiVA.org:kth-132264DiVA, id: diva2:659397
Merknad

QC 20140317

Tilgjengelig fra: 2013-10-25 Laget: 2013-10-25 Sist oppdatert: 2017-12-06bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Personposter BETA

Hemani, Ahmed

Søk i DiVA

Av forfatter/redaktør
Chabloz, Jean-MichelHemani, Ahmed
Av organisasjonen
I samme tidsskrift
IEEE Transactions on Very Large Scale Integration (vlsi) Systems

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 90 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf