Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Multi-Level Parallelism for Time- and Cost-efficient Parallel Discrete Event Simulation on GPUs
Mobile Network Performance Group.ORCID-id: 0000-0001-6682-6559
2012 (engelsk)Inngår i: 2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation (PADS), IEEE conference proceedings, 2012, s. 23-32Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

eveloping complex technical systems requires a systematic exploration of the given design space in order to identify optimal system configurations. However, studying the effects and interactions of even a small number of system parameters often requires an extensive number of simulation runs. This in turn results in excessive runtime demands which severely hamper thorough design space explorations. In this paper, we present a parallel discrete event simulation scheme that enables cost- and time-efficient execution of large scale parameter studies on GPUs. In order to efficiently accommodate the stream-processing paradigm of GPUs, our parallelization scheme exploits two orthogonal levels of parallelism: External parallelism among the inherently independent simulations of a parameter study and internal parallelism among independent events within each individual simulation of a parameter study. Specifically, we design an event aggregation strategy based on external parallelism that generates workloads suitable for GPUs. In addition, we define a pipelined event execution mechanism based on internal parallelism to hide the transfer latencies between host- and GPU-memory. We analyze the performance characteristics of our parallelization scheme by means of a prototype implementation and show a 25-fold performance improvement over purely CPU-based execution.

sted, utgiver, år, opplag, sider
IEEE conference proceedings, 2012. s. 23-32
Emneord [en]
event aggregation, external parallelism, GP-GPU, internal parallelism, latency hiding, parameter studies, PDES
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-136839DOI: 10.1109/PADS.2012.27Scopus ID: 2-s2.0-84869446479ISBN: 978-076954714-5 (tryckt)OAI: oai:DiVA.org:kth-136839DiVA, id: diva2:677313
Konferanse
2012 ACM/IEEE/SCS 26th Workshop on Principles of Advanced and Distributed Simulation, PADS 2012; Zhangjiajie, China, 15-19 July 2012
Merknad

QC 20131218

Tilgjengelig fra: 2013-12-09 Laget: 2013-12-09 Sist oppdatert: 2022-06-23bibliografisk kontrollert

Open Access i DiVA

fulltext(564 kB)659 nedlastinger
Filinformasjon
Fil FULLTEXT01.pdfFilstørrelse 564 kBChecksum SHA-512
6e68cf66a9371e32adc075d88d5592f1072c2a9eab4638174fcd7f56e7d621c1bb2c74a7c8843e591dba4d9122970636b3007a8ddb3bcabde6e81825f8038c0b
Type fulltextMimetype application/pdf

Andre lenker

Forlagets fulltekstScopusIEEEXplore

Person

Gross, James

Søk i DiVA

Av forfatter/redaktør
Gross, James

Søk utenfor DiVA

GoogleGoogle Scholar
Totalt: 659 nedlastinger
Antall nedlastinger er summen av alle nedlastinger av alle fulltekster. Det kan for eksempel være tidligere versjoner som er ikke lenger tilgjengelige

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 250 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf