Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
System level synthesis of hardware for DSP applications using pre-characterized function implementations
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0002-4157-4487
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0003-0565-9376
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0001-9350-7772
Vise andre og tillknytning
2013 (engelsk)Inngår i: 2013 International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS), IEEE , 2013Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

SYLVA is a system level synthesis framework that transforms DSP sub-systems modeled as synchronous data flow into hardware implementations in ASIC, FPGAs or CGRAs. SYLVA synthesizes in terms of pre-characterized function implementations (FTMPs). It explores the design space in three dimensions, number of FTMPs, type of FTMPs and pipeline parallelism between the producing and consuming FTMPs. We introduce timing and interface model of FTMPs to enable reuse and automatic generation of Global Interconnect and Control (GLIC) to glue the FTMPs together into a working system. SYLVA has been evaluated by applying it to five realistic DSP applications and results analyzed for design space exploration, efficacy in generating GLIC by comparing to manually generated GLIC and accuracy of design space exploration by comparing the area and energy costs considered during the design space exploration based on pre-characterized FIMPs and the final results.

sted, utgiver, år, opplag, sider
IEEE , 2013.
Emneord [en]
Design space exploration, Electronic system level synthesis, Reuse, Synchronous data flow, System level synthesis
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-143296DOI: 10.1109/CODES-ISSS.2013.6659003Scopus ID: 2-s2.0-84892642437ISBN: 978-147991417-3 (tryckt)OAI: oai:DiVA.org:kth-143296DiVA, id: diva2:706277
Konferanse
11th ACM/IEEE International Conference on Hardware/Software Codesign and System Synthesis, CODES+ISSS 2013; Montreal, QC; Canada; 29 September 2013 through 4 October 2013
Merknad

QC 20140319

Tilgjengelig fra: 2014-03-19 Laget: 2014-03-19 Sist oppdatert: 2014-03-19bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Personposter BETA

Li, ShuoHemani, AhmedRosvall, KathrinSander, Ingo

Søk i DiVA

Av forfatter/redaktør
Li, ShuoFarahini, NasimHemani, AhmedRosvall, KathrinSander, Ingo
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 109 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf