Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Flit admission in on-chip wormhole-switched networks with virtual channels
KTH, Tidigare Institutioner, Elektroniksystemkonstruktion.ORCID-id: 0000-0003-0061-3475
KTH, Tidigare Institutioner, Elektroniksystemkonstruktion.
2004 (Engelska)Ingår i: 2004 INTERNATIONAL SYMPOSIUM ON SYSTEM-ON-CHIP, PROCEEDINGS, IEEE conference proceedings, 2004, s. 21-24Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Flit-admission solutions for wormhole switches must minimize the complexity of the switches in order to achieve cheap implementations. We propose to couple flit-admission buffers with physical channels so that flits from a flit-admission buffer are dedicated to a physical channel. By the coupling strategy, for input-queuing wormhole lane switches, the complexity of the crossbars can be simplified from 2p x p to (p + 1) x p, where p is the number of physical channels; for output-queuing wormhole lane switches, the additional complexity is also minimal. We evaluate the flit-admission solutions derived from the coupling with uniformly distributed random traffic in a 2D mesh network. Experimental results show that these solutions exhibit good performance in terms of latency and throughput.

Ort, förlag, år, upplaga, sidor
IEEE conference proceedings, 2004. s. 21-24
Nationell ämneskategori
Annan elektroteknik och elektronik
Identifikatorer
URN: urn:nbn:se:kth:diva-13036ISI: 000227185900005Scopus ID: 2-s2.0-21244466371OAI: oai:DiVA.org:kth-13036DiVA, id: diva2:320316
Konferens
International Symposium on System-on-Chip, Tampere, Finland, November 2004.
Anmärkning

QC 20100524. QC 20160212

Tillgänglig från: 2010-05-24 Skapad: 2010-05-24 Senast uppdaterad: 2016-02-12Bibliografiskt granskad
Ingår i avhandling
1. Using wormhole switching for networks on chip: feasibility analysis and microarchitecture adaptation
Öppna denna publikation i ny flik eller fönster >>Using wormhole switching for networks on chip: feasibility analysis and microarchitecture adaptation
2005 (Engelska)Licentiatavhandling, sammanläggning (Övrigt vetenskapligt)
Abstract [en]

Network-on-Chip (NoC) is proposed as a systematic approach to address future System-on-Chip (SoC) design difficulties. Due to its good performance and small buffering requirement, wormhole switching is being considered as a main network flow control mechanism for on-chip networks. Wormhole switching for NoCs is challenging from NoC application design and switch complexity reduction.

In a NoC design flow, mapping an application onto the network should conduct a feasibility analysis in order to determine whether the messages’ timing constraints can be satisfied, and whether the network can be efficiently utilized. This is necessary because network contentions lead to nondeterministic behavior in message delivery. For wormhole-switched networks, we have formulated a contention tree model to accurately capture network contentions and reflect the concurrent use of links. Based on this model, the timing bounds of real-time messages can be derived. Furthermore, we have developed an algorithm to test the feasibility of real-time messages in the networks.

From the wormhole switch micro-architecture level, switch complexity should be minimized to reduce cost but with reasonable performance penalty. We have investigated the flit admission and flit ejection problems that concern how the flits of packets are admitted into and ejected from the network, respectively. For flit admission, we propose a novel coupling scheme which binds a flit-admission queue with an output physical channel. Our results show that this scheme achieves a reduction of up to 8% in switch area and up to 35% in switch power over other comparable solutions. For flit ejection, we propose a p-sink model which differs from a typical ideal ejection model in that it uses only p flit sinks to eject flits instead of p • v flit sinks as required by the ideal model, where p is the number of physical channels of a switch and v is the number of virtual channels per physical channel. With this model, the buffering cost of flit sinks only depends on p, i.e., is irrespective of v. We have evaluated the coupled flit-admission technique and p-sink model in a 2D 4 x 4 mesh network. In our experiments, they exhibit only limited performance penalties in some cases. We believe that these cost-effective models are promising candidates to be used in wormhole-switched on-chip networks.

Ort, förlag, år, upplaga, sidor
Stockholm: KTH, 2005. s. x, 46
Serie
Trita-IMIT. LECS, ISSN 1651-4076 ; 2005:5
Nationell ämneskategori
Teknik och teknologier
Identifikatorer
urn:nbn:se:kth:diva-562 (URN)
Presentation
(Engelska)
Anmärkning
QC 20100524Tillgänglig från: 2005-12-28 Skapad: 2005-12-28 Senast uppdaterad: 2012-03-23Bibliografiskt granskad
2. Design and Analysis of On-Chip Communication for Network-on-Chip Platforms
Öppna denna publikation i ny flik eller fönster >>Design and Analysis of On-Chip Communication for Network-on-Chip Platforms
2007 (Engelska)Doktorsavhandling, sammanläggning (Övrigt vetenskapligt)
Abstract [en]

Due to the interplay between increasing chip capacity and complex applications, System-on-Chip (SoC) development is confronted by severe challenges, such as managing deep submicron effects, scaling communication architectures and bridging the productivity gap. Network-on-Chip (NoC) has been a rapidly developed concept in recent years to tackle the crisis with focus on network-based communication. NoC problems spread in the whole SoC spectrum ranging from specification, design, implementation to validation, from design methodology to tool support. In the thesis, we formulate and address problems in three key NoC areas, namely, on-chip network architectures, NoC network performance analysis, and NoC communication refinement.

Quality and cost are major constraints for micro-electronic products, particularly, in high-volume application domains. We have developed a number of techniques to facilitate the design of systems with low area, high and predictable performance. From flit admission and ejection perspective, we investigate the area optimization for a classical wormhole architecture. The proposals are simple but effective. Not only offering unicast services, on-chip networks should also provide effective support for multicast. We suggest a connection-oriented multicasting protocol which can dynamically establish multicast groups with quality-of-service awareness. Based on the concept of a logical network, we develop theorems to guide the construction of contention-free virtual circuits, and employ a back-tracking algorithm to systematically search for feasible solutions.

Network performance analysis plays a central role in the design of NoC communication architectures. Within a layered NoC simulation framework, we develop and integrate traffic generation methods in order to simulate network performance and evaluate network architectures. Using these methods, traffic patterns may be adjusted with locality parameters and be configured per pair of tasks. We propose also an algorithm-based analysis method to estimate whether a wormhole-switched network can satisfy the timing constraints of real-time messages. This method is built on traffic assumptions and based on a contention tree model that captures direct and indirect network contentions and concurrent link usage.

In addition to NoC platform design, application design targeting such a platform is an open issue. Following the trends in SoC design, we use an abstract and formal specification as a starting point in our design flow. Based on the synchronous model of computation, we propose a top-down communication refinement approach. This approach decouples the tight global synchronization into process local synchronization, and utilizes synchronizers to achieve process synchronization consistency during refinement. Meanwhile, protocol refinement can be incorporated to satisfy design constraints such as reliability and throughput.

The thesis summarizes the major research results on the three topics.

Ort, förlag, år, upplaga, sidor
Stockholm: KTH, 2007. s. xvi, 109
Serie
Trita-ICT-ECS AVH, ISSN 1653-6363 ; 2007:02
Nyckelord
On-Chip Communication, Network-on-Chip, System-on-Chip
Nationell ämneskategori
Annan elektroteknik och elektronik
Identifikatorer
urn:nbn:se:kth:diva-4290 (URN)978-91-7178-580-0 (ISBN)
Disputation
2007-03-15, D, KTH Forum, Isafördsgatan 39, Kista, 13:00 (Engelska)
Opponent
Handledare
Anmärkning
QC 20100525Tillgänglig från: 2007-02-28 Skapad: 2007-02-28 Senast uppdaterad: 2010-08-06Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Scopus

Personposter BETA

Lu, Zhonghai

Sök vidare i DiVA

Av författaren/redaktören
Lu, ZhonghaiJantsch, Axel
Av organisationen
Elektroniksystemkonstruktion
Annan elektroteknik och elektronik

Sök vidare utanför DiVA

GoogleGoogle Scholar

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 86 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf