Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Integrated logic synthesis using simulated annealing
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0001-7382-9408
Cadence Berkeley Labs, Berkeley, CA 94704, United States .
2011 (Engelska)Ingår i: Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI, 2011, s. 407-410Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Conventional logic synthesis flows are composed of three separate phases: technology independent optimization, technology mapping, and technology dependent optimization. A fundamental problem with such a three-phased approach is that the global logic structure is decided during the first phase without any knowledge of the actual technology parameters considered during later phases. Although technology dependent optimization algorithms perform some limited logic restructuring, they cannot recover from fundamental mistakes made during the first phase, which often results in non-satisfiable solutions. In this paper, we present a method for integrating the three synthesis phases using an annealing algorithm as optimization framework. The annealing-based search is driven by a complex objective function, combining both technology independent as well as technology dependent optimization criteria. Our experimental results shown that, on average, the presented approach can improve the area and delay of circuits optimized with script rugged of SIS by 11.2% and 32.5% respectively.

Ort, förlag, år, upplaga, sidor
2011. s. 407-410
Serie
Proceedings of the ACM Great Lakes Symposium on VLSI, GLSVLSI
Nyckelord [en]
Rule-based optimization, Simulated annealing, Annealing algorithm, Fundamental problem, Logic restructuring, Logic structures, Logic synthesis, Objective functions, Optimization algorithms, Optimization criteria, Optimization framework, Technology independent, Technology mapping, Technology parameters, Algorithms, Delay circuits, Lakes, Technology
Nationell ämneskategori
Beräkningsmatematik
Identifikatorer
URN: urn:nbn:se:kth:diva-151214DOI: 10.1145/1973009.1973095Scopus ID: 2-s2.0-79957755779ISBN: 9781450306676 (tryckt)OAI: oai:DiVA.org:kth-151214DiVA, id: diva2:748347
Konferens
21st Great Lakes Symposium on VLSI, GLSVLSI 2011, 2 May 2011 through 4 May 2011, Lausanne
Anmärkning

QC 20140919

Tillgänglig från: 2014-09-19 Skapad: 2014-09-15 Senast uppdaterad: 2014-09-19Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Personposter BETA

Dubrova, Elena

Sök vidare i DiVA

Av författaren/redaktören
Färm, PetraDubrova, Elena
Av organisationen
Elektroniksystem
Beräkningsmatematik

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetricpoäng

doi
isbn
urn-nbn
Totalt: 22 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf