Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A 96.4 dB High-Pass Delta-Sigma Modulator with Dynamic Biasing and Tree-Structured DEM
KTH, School of Information and Communication Technology (ICT), Elektronics, Integrated devices and circuits.
KTH, School of Information and Communication Technology (ICT), Elektronics, Integrated devices and circuits.
KTH, School of Information and Communication Technology (ICT), Elektronics, Integrated devices and circuits.ORCID iD: 0000-0003-3802-7834
2016 (English)In: 2016 14TH IEEE INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), Vancouver, Canada: IEEE, 2016, article id 7604762Conference paper, Published paper (Refereed)
Abstract [en]

This paper presents a switched-capacitor high-pass delta-sigma modulator that can directly convert a chopper modulated signal to the digital domain. Low power consumption is achieved by employing inverter-based amplifiers and dynamic biasing in the first amplifier with relaxed slew-rate requirements as a result of the multi-bit quantization. The mismatch errors in the switched-capacitor DAC are first-order noise shaped by a tree-structured dynamic element matching encoder. Schematic level simulations show that the high-pass modulator achieves a peak SNDR of 96.4 dB and a SFDR of 101 dBc over a bandwidth of 300 Hz. The total estimated power consumption of the modulator is 19.56 mu W leading to a figure-of-merit of 0.6 pJ/conv.

Place, publisher, year, edition, pages
Vancouver, Canada: IEEE, 2016. article id 7604762
Series
IEEE International New Circuits and Systems Conference
Keywords [en]
delta-sigma, ADC, modulator, switched-capacitor, DEM, dynamic, element, matching
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Electrical Engineering
Identifiers
URN: urn:nbn:se:kth:diva-198993DOI: 10.1109/NEWCAS.2016.7604762ISI: 000386900400028Scopus ID: 2-s2.0-84999014708ISBN: 978-1-4673-8900-6 (print)OAI: oai:DiVA.org:kth-198993DiVA, id: diva2:1065726
Conference
14th IEEE International New Circuits and Systems Conference (NEWCAS), JUN 26-29, 2016, Vancouver, CANADA
Funder
Swedish Research Council
Note

QC 20170116

Available from: 2017-01-16 Created: 2016-12-22 Last updated: 2019-04-12Bibliographically approved
In thesis
1. Circuit Design Techniques for Implantable Closed-Loop Neural Interfaces
Open this publication in new window or tab >>Circuit Design Techniques for Implantable Closed-Loop Neural Interfaces
2019 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

Implantable neural interfaces are microelectronic systems, which have the potential to enable a wide range of applications, such as diagnosis and treatment of neurological disorders. These applications depend on neural interfaces to accurately record electrical activity from the surface of the brain, referred to as electrocorticography (ECoG), and provide controlled electrical stimulation as feedback. Since the electrical activity in the brain is caused by ionic currents in neurons, the bridge between living tissue and inorganic electronics is achieved via microelectrode arrays. The conversion of the ionic charge into freely moving electrons creates a built-in electrode potential that is several orders of magnitude larger than the ECoG signal, which increases the dynamic range, resolution, and power consumption requirements of neural interfaces. Also, the small surface area of microelectrodes implies a high-impedance contact, which can attenuate the ECoG signal. Moreover, the applied electrical stimulation can also interfere with the recording and ultimately cause irreversible damages to the electrodes or change their impedance. This thesis is devoted to resolving the challenges of high-resolution recording and monitoring the electrode impedance in implantable neural interfaces.

The first part of this thesis investigates the state-of-the-art neural interfaces for ECoG and identifies their limitations. As a result of the investigation, a high-resolution ADC is proposed and implemented based on a ΔΣ modulator. In order to enhance performance, dynamic biasing and area-efficient switched-capacitor circuits were proposed. The ΔΣ modulator is combined with the analog front-end to provide a complete readout solution for high-resolution ECoG recording. The corresponding chip prototype was fabricated in a 180 nm CMOS process, and the measurement results showed a 14-ENOB over a 300-Hz bandwidth while dissipating 54-μW.

The second part of this thesis expands upon the well-known methods for impedance measurements and proposes an alternative digital method for monitoring the electrode-tissue interface impedance. The proposed method is based on the system identification technique from adaptive digital filtering, and it is compatible with existing circuitry for neural stimulation. The method is simple to implement and performs wide-band measurements. The system identification was first verified through behavioral simulations and then tested with a board-level prototype in order to validate the functionality under real conditions. The measurement results showed successful identification of the electrode-electrolyte and electrode-skin impedance magnitudes.

Place, publisher, year, edition, pages
Stockholm: KTH Royal Institute of Technology, 2019. p. 72
Series
TRITA-EECS-AVL ; 2019:33
Keywords
Neural interface, ECoG, high-resolution, ADC, recording, delta-sigma modulator, system identification, impedance measurements
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Information and Communication Technology
Identifiers
urn:nbn:se:kth:diva-249435 (URN)978-91-7873-151-0 (ISBN)
Public defence
2019-05-17, Ka-Sal B (Sal Peter Weissglas), Kistagången 16,, Stockholm, 13:00 (English)
Opponent
Supervisors
Funder
Swedish Research CouncilSwedish Foundation for Strategic Research
Note

QC 20190412

Available from: 2019-04-12 Created: 2019-04-12 Last updated: 2019-04-12Bibliographically approved

Open Access in DiVA

fulltext(1860 kB)63 downloads
File information
File name FULLTEXT01.pdfFile size 1860 kBChecksum SHA-512
119c1e92ea771b0fc2d812676acd6c64c71d63cd38a66c7cb049550705c777d9661e4eda6838fb9ef00d7c54df36f02d0ca23d63583b799122f67ba75250d83b
Type fulltextMimetype application/pdf

Other links

Publisher's full textScopus

Authority records BETA

Ivanisevic, NikolaRodriguez, SaulRusu, Ana

Search in DiVA

By author/editor
Ivanisevic, NikolaRodriguez, SaulRusu, Ana
By organisation
Integrated devices and circuits
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar
Total: 63 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 153 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf