Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
GOI fabrication for monolithic 3D integration
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.ORCID-id: 0000-0003-0568-0984
Vise andre og tillknytning
2018 (engelsk)Inngår i: 2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017, Institute of Electrical and Electronics Engineers (IEEE), 2018, Vol. 2018, s. 1-3Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

A low temperature (Tmax=350 °C) process for Ge on insulator (GOI) substrate fabrication with thicknesses of less than 25 nm is reported in this work. The process is based on a single step epitaxial growth of a Ge/SiGe/Ge stack on Si, room temperature wafer bonding, and an etch-back process using Si0.5Ge0.5 as an etch-stop layer. Using this technique, GOI substrates with surface roughness below 0.5 nm, thickness nonuniformity of less than 3 nm, and residual p-type doping of less than 1016 cm-3 are achieved. Ge pFETs are fabricated (Tmax=600 °C) on the GOI wafer with 70% yield. The devices exhibit a negative threshold voltage of-0.18 V and 60% higher mobility than the SOI pFET reference devices.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers (IEEE), 2018. Vol. 2018, s. 1-3
Emneord [en]
3D Integration, GOI, GOI MOSFET, Selective Etching, Wafer Bonding
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-230046DOI: 10.1109/S3S.2017.8309201Scopus ID: 2-s2.0-85047768082ISBN: 9781538637654 (tryckt)OAI: oai:DiVA.org:kth-230046DiVA, id: diva2:1216094
Konferanse
2017 IEEE SOI-3D-Subthreshold Microelectronics Unified Conference, S3S 2017, Hyatt Regency San Francisco Airport Hotel Burlingame, United States, 16 October 2017 through 18 October 2017
Merknad

QC 20180611

Tilgjengelig fra: 2018-06-11 Laget: 2018-06-11 Sist oppdatert: 2018-06-11bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Personposter BETA

Abedin, AhmadAsadollahi, AliGaridis, KonstantinosJayakumar, GaneshHellström, Per-Erik

Søk i DiVA

Av forfatter/redaktør
Abedin, AhmadZurauskaite, LauraAsadollahi, AliGaridis, KonstantinosJayakumar, GaneshMalm, B. GunnarHellström, Per-ErikÖstling, Mikael
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 709 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf