Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Study and implementation of a secure random number generator for DSRC devices
KTH, School of Electrical Engineering and Computer Science (EECS), Electronics, Integrated devices and circuits.
2018 (English)In: 2017 9th IEEE-GCC Conference and Exhibition, GCCCE 2017, Institute of Electrical and Electronics Engineers Inc. , 2018Conference paper, Published paper (Refereed)
Abstract [en]

This work presents an algorithm to select a low-cost modulus for the implementation of Blum Blum Shub pseudorandom number generator in an FPGA device. Additionally, it elaborates a low-latency architecture for the BBS algorithm suitable for the security service of the IEEE 1609.2 standard. The architecture uses diminished-1 arithmetic and is log2($N$) faster than previously reported implementation using Montgomery multiplier. The architecture is able to implement 224-bit and 256-bit BBS sequences. Synthesis results show that the latencies for the 224-bit and 256-bit BBS are, respectively, 1.12μs and 1.28μs.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers Inc. , 2018.
Keywords [en]
Digital arithmetic, Elliptic curves, Field programmable gate array, Random number generator, Vehicle ad hoc networks, Field programmable gate arrays (FPGA), Network architecture, Number theory, Vehicular ad hoc networks, Elliptic curve, FPGA devices, Low latency, Montgomery multipliers, Pseudo random number generators, Random number generators, Security services, Vehicle ad-hoc networks, Random number generation
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-238000DOI: 10.1109/IEEEGCC.2017.8448202ISI: 000468867400048Scopus ID: 2-s2.0-85053936883ISBN: 9781538627563 (print)OAI: oai:DiVA.org:kth-238000DiVA, id: diva2:1279059
Conference
9th IEEE-GCC Conference and Exhibition, GCCCE 2017, 8 May 2017 through 11 May 2017
Note

QC 20190115

Available from: 2019-01-15 Created: 2019-01-15 Last updated: 2019-08-13Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Tenhunen, Hannu

Search in DiVA

By author/editor
Tenhunen, Hannu
By organisation
Integrated devices and circuits
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 174 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf