Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
A Trace-driven Hardware-level Simulator for Design and Verification of Network-on-Chips
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Visa övriga samt affilieringar
2010 (Engelska)Ingår i: 2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL II / [ed] Thaung, K S, IEEE , 2010, s. 32-35Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Traditional communications of general-purpose multi-core processor and application-specific System-on-Chip face challenges in terms of scalability and complexity. Network-on-Chip (NoC) has been the most promising solution for the communications of multi-core and many-core chips. In this paper, we present a trace-driven hardware-level simulator (noted HS) based on SystemVerilog for the design and verification of NoCs. Different from the state-of-the-art NoC simulators, the HS owns three important characteristics in addition to the capability of creating simulation and synthesizable NoC descriptions: 1) hardware-level simulation can be done, which means more implementation details of hardware than flit-level simulation; 2) router debugging and verification can be done at RTL by inserting assertions and coverage; 3) trace-based application simulations can be done besides synthetic workloads. A 4 X 4 2D mesh NoC with output virtual-channel routers verifies the capability of our HS.

Ort, förlag, år, upplaga, sidor
IEEE , 2010. s. 32-35
Nyckelord [en]
Network-on-Chips, Hardware-level Simulation, SystemVerilog, Verification
Nationell ämneskategori
Datorteknik
Identifikatorer
URN: urn:nbn:se:kth:diva-242797ISI: 000393844700009OAI: oai:DiVA.org:kth-242797DiVA, id: diva2:1290677
Konferens
2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011),Hong Kong, PEOPLES R CHINA, FEB 20-21, 2011
Anmärkning

QC 20190221

Tillgänglig från: 2019-02-21 Skapad: 2019-02-21 Senast uppdaterad: 2019-02-21Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Personposter BETA

Lu, Zhonghai

Sök vidare i DiVA

Av författaren/redaktören
Lu, Zhonghai
Av organisationen
Elektronik och inbyggda system
Datorteknik

Sök vidare utanför DiVA

GoogleGoogle Scholar

urn-nbn

Altmetricpoäng

urn-nbn
Totalt: 320 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf