Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Inductors in a Monolithic 3-D Process: Performance Analysis and Design Guidelines
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.ORCID-id: 0000-0003-0565-9907
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.ORCID-id: 0000-0001-6705-1660
KTH, Skolan för elektroteknik och datavetenskap (EECS), Elektronik.ORCID-id: 0000-0003-3802-7834
2019 (engelsk)Inngår i: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 27, nr 2, s. 468-480Artikkel i tidsskrift (Fagfellevurdert) Published
Abstract [en]

Monolithic 3-D (M3D) integration technology has demonstrated significant area reduction in digital systems. Recently, its applications to other fields have been considered as well. To fully investigate the potential of M3D for radio-frequency/analog-mixed signal (RF/AMS) circuits and systems, the behavior of inductors in this technology needs to be evaluated. Toward this, in this paper, the effect of M3D integration on their inductance densities and quality factors has been analyzed. The impact of shields on M3D inductors has been investigated, as well as the shunting of multiple metal layers to form multimetal inductors. In an attempt to improve the area efficiency of M3D RF/AMS circuits, the potential of placing bottom-tier blocks underneath top-tier inductors has been identified, and a set of guidelines has been proposed to maximize the inter-tier electromagnetic isolation. These guidelines deal with the suitable position of both low- and high-frequency blocks, their wiring, as well as the type of shield that is needed between them and the inductors. To prove the efficiency of these guidelines, an array of bottom-tier resistors has been placed underneath a top-tier inductor, resulting in more than 50 dB of inter-tier isolation for frequencies up to 20 GHz.

sted, utgiver, år, opplag, sider
Institute of Electrical and Electronics Engineers (IEEE), 2019. Vol. 27, nr 2, s. 468-480
Emneord [en]
Area reduction, inductors, monolithic 3-D (M3D) radio-frequency/analog-mixed signal (RF/AMS) circuits, M3D integration, shielding
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-244530DOI: 10.1109/TVLSI.2018.2877132ISI: 000458069300018Scopus ID: 2-s2.0-85056564540OAI: oai:DiVA.org:kth-244530DiVA, id: diva2:1302147
Merknad

QC 20190403

Tilgjengelig fra: 2019-04-03 Laget: 2019-04-03 Sist oppdatert: 2019-05-22bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Personposter BETA

Chaourani, PanagiotisRodriguez, SaulHellström, Per-ErikRusu, Ana

Søk i DiVA

Av forfatter/redaktør
Chaourani, PanagiotisRodriguez, SaulHellström, Per-ErikRusu, Ana
Av organisasjonen
I samme tidsskrift
IEEE Transactions on Very Large Scale Integration (vlsi) Systems

Søk utenfor DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric

doi
urn-nbn
Totalt: 401 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf