Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
SSS: Self-aware System-on-chip Using a Static-dynamic Hybrid Method
Hefei Univ Technol, 193 Tunxi Rd, Hefei, Anhui, Peoples R China..
Hefei Univ Technol, 193 Tunxi Rd, Hefei, Anhui, Peoples R China..
Hefei Univ Technol, 193 Tunxi Rd, Hefei, Anhui, Peoples R China..
Hefei Univ Technol, 193 Tunxi Rd, Hefei, Anhui, Peoples R China..
Show others and affiliations
2019 (English)In: ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, ISSN 1550-4832, Vol. 15, no 3, article id 28Article in journal (Refereed) Published
Abstract [en]

Network-on-Chip (NoC) has become the de facto communication standard for multi-core or many-core System-on-Chip (SoC) due to its scalability and flexibility. However, an important factor in NoC design is temperature, which affects the overall performance of SoC-decreasing circuit frequency, increasing energy consumption, and even shortening chip lifetime. In this article, we propose SSS, a self-aware SoC using a static-dynamic hybrid method that combines dynamic mapping and static mapping to reduce the hotspot temperature for NoC-based SoCs. First, we propose monitoring and thermal modeling for self-state sensoring. Then, in static mapping stage, we calculate the optimal mapping solutions under different temperature modes using the discrete firefly algorithm to help self-decisionmaking. Finally, in dynamic mapping stage, we achieve dynamic mapping through configuring NoC and SoC sentient units for self-optimizing. Experimental results show that SSS has substantially reduced the peak temperature by up to 37.52%. The FPGA prototype proves the effectiveness and smartness of SSS in reducing hotspot temperature.

Place, publisher, year, edition, pages
ASSOC COMPUTING MACHINERY , 2019. Vol. 15, no 3, article id 28
Keywords [en]
Network on chip, self-awareness, temperature optimization, hardware and software, co-design
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-264852DOI: 10.1145/3313869ISI: 000495421500006Scopus ID: 2-s2.0-85065735032OAI: oai:DiVA.org:kth-264852DiVA, id: diva2:1377237
Note

QC 20191211

Available from: 2019-12-11 Created: 2019-12-11 Last updated: 2019-12-11Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronic and embedded systems
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 99 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf