kth.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Failure Characterization of Discrete SiC MOSFETs under Forward Power Cycling Test
North China Elect Power Univ, Sch Renewable Energy, Beijing 102206, Peoples R China..
KTH, School of Electrical Engineering and Computer Science (EECS), Electrical Engineering, Electric Power and Energy Systems.ORCID iD: 0000-0002-3652-459X
North China Elect Power Univ, Sch Renewable Energy, Beijing 102206, Peoples R China..ORCID iD: 0000-0002-6874-4351
KTH, School of Electrical Engineering and Computer Science (EECS), Electrical Engineering, Electric Power and Energy Systems.ORCID iD: 0000-0002-8565-4753
2024 (English)In: Energies, E-ISSN 1996-1073, Vol. 17, no 11, article id 2557Article in journal (Refereed) Published
Abstract [en]

Silicon carbide (SiC)-based metal-oxide-semiconductor field-effect transistors (MOSFETs) hold promising application prospects in future high-capacity high-power converters due to their excellent electrothermal characteristics. However, as nascent power electronic devices, their long-term operational reliability lacks sufficient field data. The power cycling test is an important experimental method to assess packaging-related reliability. In order to obtain data closest to actual working conditions, forward power cycling is utilized to carry out SiC MOSFET degradation experiments. Due to the wide bandgap characteristics of SiC MOSFETs, the short-term drift of the threshold voltage is much more serious than that of silicon (Si)-based devices. Therefore, an offline threshold voltage measurement circuit is implemented during power cycling tests to minimize errors arising from this short-term drift. Different characterizations are performed based on power cycling tests, focused on measuring the on-state resistance, thermal impedance, and threshold voltage of the devices. The findings reveal that the primary failure mode under forward power cycling tests, with a maximum junction temperature of 130 degrees C, is bond-wire degradation. Conversely, the solder layer and gate oxide exhibit minimal degradation tendencies under these conditions.

Place, publisher, year, edition, pages
MDPI AG , 2024. Vol. 17, no 11, article id 2557
Keywords [en]
forward power cycling test, on-state resistance, discrete SiC MOSFET, threshold voltage, thermal impedance measurement
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-348603DOI: 10.3390/en17112557ISI: 001246747200001Scopus ID: 2-s2.0-85195841400OAI: oai:DiVA.org:kth-348603DiVA, id: diva2:1877832
Note

QC 20240626

Available from: 2024-06-26 Created: 2024-06-26 Last updated: 2024-06-26Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Singh, Bhanu PratapNorrga, Staffan

Search in DiVA

By author/editor
Singh, Bhanu PratapLiu, YongqianNorrga, Staffan
By organisation
Electric Power and Energy Systems
In the same journal
Energies
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 152 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf