Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
Lowering the Latency of Interfaces for Rationally-Related Frequencies
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0003-0565-9376
2010 (Engelska)Ingår i: 2010 IEEE INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, 2010, s. 23-30Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

We have introduced the Globally-Ratiochronous, Locally-Synchronous (GRLS) design paradigm, a design style based on rationally-related frequencies, with the objective to overcome the limitations of traditional multi-frequency systems by providing a flexibility close that of Globally-Asynchronous, Locally-Synchronous (GALS) systems but introducing performance penalties and overheads close to those of mesochronous systems. In this paper we focus on performances and improve the latency figures of our original GRLS interfaces by introducing two new interfaces, called GRLS-F and GRLS-noF, the first suitable for blocks with long computation time and the second for blocks with short computation time. The latency figures of the original GRLS interfaces are improved up to 50% without increasing complexity. The average latency figures of the resulting interfaces are lower than 1 Receiver clock cycle, the latency of a synchronous interface.

Ort, förlag, år, upplaga, sidor
2010. s. 23-30
Serie
Proceedings IEEE International Conference on Computer Design, ISSN 1063-6404
Nyckelord [en]
Clock cycles, Computation time, Design paradigm, Design styles, Mesochronous, Multi frequency, Performance penalties, Synchronous interface
Nationell ämneskategori
Datorteknik Annan elektroteknik och elektronik
Identifikatorer
URN: urn:nbn:se:kth:diva-31394DOI: 10.1109/ICCD.2010.5647563ISI: 000286933700004Scopus ID: 2-s2.0-78650752605ISBN: 978-1-4244-8935-0 (tryckt)OAI: oai:DiVA.org:kth-31394DiVA, id: diva2:403473
Konferens
IEEE International Conference on Computer Design, Amsterdam, NETHERLANDS, OCT 03-06, 2010
Anmärkning
QC 20110314Tillgänglig från: 2011-03-14 Skapad: 2011-03-14 Senast uppdaterad: 2018-01-12Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Personposter BETA

Hemani, Ahmed

Sök vidare i DiVA

Av författaren/redaktören
Chabloz, Jean-MichelHemani, Ahmed
Av organisationen
Elektroniksystem
DatorteknikAnnan elektroteknik och elektronik

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetricpoäng

doi
isbn
urn-nbn
Totalt: 99 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf