Endre søk
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
HLS-DoNoC: High-level simulator for dynamically organizational NoCs
Turku Centre for Computer Science (TUCS).
Turku Centre for Computer Science (TUCS).
Turku Centre for Computer Science (TUCS).
Turku Centre for Computer Science (TUCS).
Vise andre og tillknytning
2012 (engelsk)Inngår i: Design and Diagnostics of Electronic Circuits & Systems (DDECS), 2012 IEEE 15th International Symposium on, IEEE , 2012, s. 89-94Konferansepaper, Publicerat paper (Fagfellevurdert)
Abstract [en]

A high-level simulator is presented for the design and analysis of dynamically organizational Networks-on-Chip (DoNoCs). The DoNoC is able to organize statically or dynamically different network nodes for run-time coarse and fine grained reconfiguration, in particular power management. As an important step in the design flow, a simulator for early-stage design exploration is the focus of the paper. Built upon classic wormhole-based NoC architecture, the simulator is capable of experimenting diverse run-time monitoring and reconfiguration methods. In particular, dynamic clusterization can be performed with inter-cluster interfaces properly configured at the run-time. The simulator is flit-level accurate, trace-driven, and easy-to-reconfigure. It supports both synchronous and ratiochronous timing, and can provide the communication performance and power/energy consumption. The paper demonstrates the usage of the simulator in the design of various cluster-based power management schemes.

sted, utgiver, år, opplag, sider
IEEE , 2012. s. 89-94
Emneord [en]
Cluster-based, Clusterization, Communication performance, Design and analysis, Design Exploration, Design flows, Fine grained, Network node, Networks on chips, NoC architectures, Power management scheme, Power managements, Runtime Monitoring, Runtimes
HSV kategori
Identifikatorer
URN: urn:nbn:se:kth:diva-111491DOI: 10.1109/DDECS.2012.6219031ISI: 000312905700025Scopus ID: 2-s2.0-84864364060ISBN: 978-146731185-4 (tryckt)OAI: oai:DiVA.org:kth-111491DiVA, id: diva2:586780
Konferanse
2012 IEEE 15th International Symposium on Design and Diagnostics of Electronic Circuits and Systems, DDECS 2012; Tallinn; 18 April 2012 through 20 April 2012
Merknad

QC 20130130

Tilgjengelig fra: 2013-01-12 Laget: 2013-01-12 Sist oppdatert: 2013-10-01bibliografisk kontrollert

Open Access i DiVA

Fulltekst mangler i DiVA

Andre lenker

Forlagets fulltekstScopus

Søk i DiVA

Av forfatter/redaktør
Tenhunen, Hannu
Av organisasjonen

Søk utenfor DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric

doi
isbn
urn-nbn
Totalt: 48 treff
RefereraExporteraLink to record
Permanent link

Direct link
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annet format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annet språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf