Ändra sökning
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf
From Simulink to NoC-based MPSoC on FPGA
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.
KTH, Skolan för informations- och kommunikationsteknik (ICT), Elektroniksystem.ORCID-id: 0000-0002-8072-1742
2014 (Engelska)Ingår i: Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014, IEEE , 2014Konferensbidrag, Publicerat paper (Refereegranskat)
Abstract [en]

Network-on-chip (NoC) based multi-processor systems are promising candidates for future embedded system platforms. However, because of their complexity, new high level modeling techniques are needed to design, simulate and synthesize embedded systems targeting NoC-based MPSoC. Simulink is a popular modeling environment suitable to model at system level. However, there is no clear standard to synthesize Simulink models into SW and HW towards a NoC-based MPSoC implementation. In addition, many of the proposed solutions require large overhead in terms of SW components and memory requirements, resulting in complex and customized multi-processor platforms. In this paper we present a novel design flow to synthesize Simulink models onto a NoC-based MPSoC running on low-cost FPGAs. Our design flow constrains the MPSoC and the Simulink model to share a common semantics domain. This permits to reduce the need of resource consuming SW components, reducing the memory requirements on the platform. At the same time, performances (throughput) of dataflow applications can increase when the number of processors of the target platform is increased. This is shown through a case study on FPGA.

Ort, förlag, år, upplaga, sidor
IEEE , 2014.
Nyckelord [en]
embedded systems;field programmable gate arrays;integrated circuit design;integrated circuit modelling;network-on-chip;FPGA;NoC-based MPSoC;SW components;Simulink;common semantics domain;dataflow applications;design flow;embedded system;memory requirements;multiprocessor systems;network-on-chip;Computational modeling;Field programmable gate arrays;Mathematical model;Program processors;Prototypes;Semantics;Software packages
Nationell ämneskategori
Teknik och teknologier
Identifikatorer
URN: urn:nbn:se:kth:diva-145519DOI: 10.7873/DATE2014.341ISI: 000354965500328Scopus ID: 2-s2.0-84903841109OAI: oai:DiVA.org:kth-145519DiVA, id: diva2:718493
Konferens
Design, Automation and Test in Europe Conference and Exhibition (DATE), 2014
Anmärkning

QC 20140609

Tillgänglig från: 2014-05-21 Skapad: 2014-05-21 Senast uppdaterad: 2015-08-18Bibliografiskt granskad
Ingår i avhandling
1. A model-based design approach for heterogeneous NoC-based MPSoCs on FPGA
Öppna denna publikation i ny flik eller fönster >>A model-based design approach for heterogeneous NoC-based MPSoCs on FPGA
2014 (Engelska)Licentiatavhandling, sammanläggning (Övrigt vetenskapligt)
Abstract [en]

Network-on-chip (NoC) based multi-processor systems-on-chip (MPSoCs) are promising candidates for future multi-processor embedded platforms, which are expected to be composed of hundreds of heterogeneous processing elements (PEs) to potentially provide high performances. However, together with the performances, the systems complexity will increase, and new high level design techniques will be needed to efficiently model, simulate, debug and synthesize them. System-level design (SLD) is considered to be the next frontier in electronic design automation (EDA). It enables the description of embedded systems in terms of abstract functions and interconnected blocks. A promising complementary approach to SLD is the use of models of computation (MoCs) to formally describe the execution semantics of functions and blocks through a set of rules. However, also when this formalization is used, there is no clear way to synthesize system-level models into software (SW) and hardware (HW) towards a NoC-based MPSoC implementation, i.e., there is a lack of system design automation (SDA) techniques to rapidly synthesize and prototype system-level models onto heterogeneous NoC-based MPSoCs. In addition, many of the proposed solutions require large overhead in terms of SW components and memory requirements, resulting in complex and customized multi-processor platforms. In order to tackle the problem, a novel model-based SDA flow has been developed as part of the thesis. It starts from a system-level specification, where functions execute according to the synchronous MoC, and then it can rapidly prototype the system onto an FPGA configured as an heterogeneous NoC-based MPSoC. In the first part of the thesis the HeartBeat model is proposed as a model-based technique which fills the abstraction gap between the abstract system-level representation and its implementation on the multiprocessor prototype. Then details are provided to describe how this technique is automated to rapidly prototype the modeled system on a flexible platform, permitting to adjust the system specification until the designer is satisfied with the results. Finally, the proposed SDA technique is improved defining a methodology to automatically explore possible design alternatives for the modeled system to be implemented on a heterogeneous NoC-based MPSoC. The goal of the exploration is to find an implementation satisfying the designer's requirements, which can be integrated in the proposed SDA flow. Through the proposed SDA flow, the designer is relieved from implementation details and the design time of systems targeting heterogeneous NoC-based MPSoCs on FPGA is significantly reduced. In addition, it reduces possible design errors proposing a completely automated technique for fast prototyping. Compared to other SDA flows, the proposed technique targets a bare-metal solution, avoiding the use of an operating system (OS). This reduces the memory requirements on the FPGA platform comparing to related work targeting MPSoC on FPGA. At the same time, the performance (throughput) of the modeled applications can be increased when the number of processors of the target platform is increased. This is shown through a wide set of case studies implemented on FPGA.

Ort, förlag, år, upplaga, sidor
Stockholm: KTH Royal Institute of Technology, 2014. s. 88
Serie
TRITA-ICT-ECS AVH, ISSN 1653-6363 ; 14:10
Nyckelord
System-level design;platform-based designembedded systems;field programmable gate arrays;integrated circuit design;integrated circuit modelling;network-on-chip;FPGA;NoC-based MPSoC;Simulink;common semantics domain;dataflow applications;design flow;embedded system;multiprocessor systems;network-on-chip;Computational modeling;Field programmable gate arrays;Mathematical model;Program processors;Prototypes;Semantics;
Nationell ämneskategori
Teknik och teknologier
Identifikatorer
urn:nbn:se:kth:diva-145521 (URN)978-91-7595-150-8 (ISBN)
Presentation
2014-06-13, Sal/Hall E, KTH - ICT, Isafjordsgatan 39, Kista, 10:00 (Engelska)
Opponent
Handledare
Anmärkning

QC 20140609

Tillgänglig från: 2014-06-09 Skapad: 2014-05-21 Senast uppdaterad: 2014-06-09Bibliografiskt granskad

Open Access i DiVA

Fulltext saknas i DiVA

Övriga länkar

Förlagets fulltextScopus

Personposter BETA

Öberg, Johnny

Sök vidare i DiVA

Av författaren/redaktören
Robino, FrancescoÖberg, Johnny
Av organisationen
Elektroniksystem
Teknik och teknologier

Sök vidare utanför DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetricpoäng

doi
urn-nbn
Totalt: 112 träffar
RefereraExporteraLänk till posten
Permanent länk

Direktlänk
Referera
Referensformat
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Annat format
Fler format
Språk
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Annat språk
Fler språk
Utmatningsformat
  • html
  • text
  • asciidoc
  • rtf