Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Memory-Access Aware DVFS for Network-on-Chip in CMPs
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.ORCID iD: 0000-0003-0061-3475
2016 (English)In: PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), IEEE conference proceedings, 2016, 1433-1436 p.Conference paper, Published paper (Refereed)
Description
Abstract [en]

We present a new DVFS technique for network-on-chip (NoC) that adjusts the voltage/frequency scales of routers according to memory-access characteristics of application running on the CMP. The memory characteristics are periodically profiled, reflecting both resource-access density in the network and memory-access criticality for application performance. The network conducts per-router voltage/frequency tuning using the memory-access density information while it performs priority-based switch allocation to speed up critical packets and avoid starvation using the memory-criticality information. Compared to a latest per-router DVFS approach, benchmark experiments demonstrate that our memory-access characteristics aware DVFS technique achieves not only better power saving, energy-delay product, but also enhanced network and application performance.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2016. 1433-1436 p.
Series
Design, Automation, and Test in Europe Conference and Exhibition, ISSN 1530-1591
National Category
Robotics
Identifiers
URN: urn:nbn:se:kth:diva-193870ISI: 000382679200263Scopus ID: 2-s2.0-84973621997ISBN: 978-3-9815-3707-9 (print)OAI: oai:DiVA.org:kth-193870DiVA: diva2:1034193
Conference
Design, Automation and Test in Europe Conference and Exhibition (DATE), MAR 14-18, 2016, Dresden, GERMANY
Note

QC 20161011

Available from: 2016-10-11 Created: 2016-10-11 Last updated: 2017-08-31Bibliographically approved

Open Access in DiVA

No full text

Other links

Scopushttps://www.date-conference.com/

Search in DiVA

By author/editor
Yao, YuanLu, Zhonghai
By organisation
Electronics and Embedded Systems
Robotics

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 8 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf