Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Fault-Tolerant 3-D Network-on-Chip Design using Dynamic Link Sharing
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.
2016 (English)In: PROCEEDINGS OF THE 2016 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION (DATE), IEEE conference proceedings, 2016, 1195-1200 p.Conference paper, Published paper (Refereed)
Abstract [en]

The most important challenge in the emerging 3D integration technology is the higher temperature, particularly in the layers that are more distant from the heat sink, compared to planar 2D chips. High temperature, in turn, increases circuit's susceptibility to permanent and intermittent faults. On the other hand, the fast and high-bandwidth vertical links in the 3D integration technology have opened new horizons for network-on-chip (NoC) design innovations. In this paper, we leverage these ultra-low-latency vertical links to design a fault-tolerant 3D NoC architecture. In this architecture, permanent and intermittent defects on links and crossbars are bypassed by borrowing the idle bandwidth from vertically adjacent links and crossbars. Evaluation results under synthetic and realistic workloads show that the proposed fault-tolerance mechanism offers higher reliability and lower performance loss, when compared with state-of-the-art fault-tolerant 3D NoC designs.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2016. 1195-1200 p.
Series
Design, Automation, and Test in Europe Conference and Exhibition, ISSN 1530-1591
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:kth:diva-193869ISI: 000382679200223Scopus ID: 2-s2.0-84973626759ISBN: 978-3-9815-3707-9 (print)OAI: oai:DiVA.org:kth-193869DiVA: diva2:1034203
Conference
Design, Automation and Test in Europe Conference and Exhibition (DATE), MAR 14-18, 2016, Dresden, GERMANY
Note

QC 20161011

Available from: 2016-10-11 Created: 2016-10-11 Last updated: 2016-10-11Bibliographically approved

Open Access in DiVA

No full text

Other links

Scopushttps://www.date-conference.com/

Search in DiVA

By author/editor
Daneshtalab, Masoud
By organisation
Electronics and Embedded Systems
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 7 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf