Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A High-Level Thermal Model-Based Task Mapping for CMPs in Dark-Silicon Era
KTH, School of Information and Communication Technology (ICT), Electronics and Embedded Systems.ORCID iD: 0000-0003-0061-3475
Show others and affiliations
2016 (English)In: IEEE Transactions on Electron Devices, ISSN 0018-9383, E-ISSN 1557-9646, Vol. 63, no 9, 3406-3412 p.Article in journal (Refereed) Published
Abstract [en]

The chip multiprocessor (CMP) thermal issue impacting the system reliability and cooling cost has become a limiting factor for chip scaling and attracted growing attentions in the dark-silicon era. We propose a thermal-aware thread-to-core mapping method for CMPs under the dark-silicon constraint. We first propose a high-level spatial-temporal information-based thermal model to capture the relationship between the mapping result and the system thermal distribution. Then, we develop a thermal-aware mapping algorithm, which can automatically assign threads to proper cores based on the proposed model. Finally, we evaluate our method through simulations. Compared with three other mapping methods, namely, random, network-on-chip (NoC)-sprinting and round-robin, our thermal-priority design decreases the peak temperature by up to 4.31 K while showing good communication performance (34.7% of improvement against random and 50.3% against NoC sprinting, and only 6.3% of degradation against round robin); and our latency-priority design achieves the best communication performance with an improvement up to 62.6% and a satisfactory thermal profile.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE), 2016. Vol. 63, no 9, 3406-3412 p.
Keyword [en]
Chip multiprocessor (CMP), dark silicon, network-on-chip (NoC), task mapping, thermal model
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-194476DOI: 10.1109/TED.2016.2592687ISI: 000384574400005Scopus ID: 2-s2.0-84981714686OAI: oai:DiVA.org:kth-194476DiVA: diva2:1042020
Funder
Swedish Research Council, E0509501
Note

QC 20161031

Available from: 2016-10-31 Created: 2016-10-28 Last updated: 2016-11-01Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronics and Embedded Systems
In the same journal
IEEE Transactions on Electron Devices
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 12 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf