Change search
ReferencesLink to record
Permanent link

Direct link
MapPro: Proactive runtime mapping for dynamic workloads by quantifying ripple effect of applications on networks-on-chip
KTH, School of Information and Communication Technology (ICT), Industrial and Medical Electronics.
Show others and affiliations
2015 (English)In: Proceedings - 2015 9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015, Association for Computing Machinery (ACM), 2015Conference paper (Refereed)
Abstract [en]

Increasing dynamic workloads running on NoC-based many-core systems necessitates efficient runtime mapping strategies. With an unpredictable nature of application profiles, selecting a rational region to map an incoming application is an NP-hard problem in view of minimizing congestion and maximizing performance. In this paper, we propose a proactive region selection strategy which prioritizes nodes that offer lower congestion and dispersion. Our proposed strategy, MapPro, quantitatively represents the propagated impact of spatial availability and dispersion on the network with every new mapped application. This allows us to identify a suitable region to accommodate an incoming application that results in minimal congestion and dispersion. We cluster the network into squares of different radii to suit applications of different sizes and proactively select a suitable square for a new application, eliminating the overhead caused with typical reactive mapping approaches. We evaluated our proposed strategy over different traffic patterns and observed gains of up to 41% in energy efficiency, 28% in congestion and 21% dispersion when compared to the state-of-the-art region selection methods. Copyright 2015 ACM.

Place, publisher, year, edition, pages
Association for Computing Machinery (ACM), 2015.
Keyword [en]
Application mapping, On-chip many-core systems, Proactive runtime mapping, Task allocation, Computational complexity, Dispersions, Energy efficiency, Mapping, Many core, Networks on chips, New applications, Region selections, Run-time mapping, State of the art, Network-on-chip
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
URN: urn:nbn:se:kth:diva-196166DOI: 10.1145/2786572.2786589ScopusID: 2-s2.0-84984660670ISBN: 9781450333962OAI: diva2:1046804
9th IEEE/ACM International Symposium on Networks-on-Chip, NOCS 2015, 28 September 2015 through 30 September 2015

Funding Details: Academy of Finland. QC 20161115

Available from: 2016-11-15 Created: 2016-11-14 Last updated: 2016-11-15Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Rahmani, A. -MTenhunen, Hannu
By organisation
Industrial and Medical Electronics
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

ReferencesLink to record
Permanent link

Direct link