Change search
ReferencesLink to record
Permanent link

Direct link
Performance analysis of on-chip bufferless router with multi-ejection ports
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
KTH, School of Information and Communication Technology (ICT), Electronic Systems.ORCID iD: 0000-0003-0061-3475
KTH, School of Information and Communication Technology (ICT), Electronic Systems.
Show others and affiliations
2015 (English)In: Proceedings - 2015 IEEE 11th International Conference on ASIC, ASICON 2015, IEEE conference proceedings, 2015Conference paper (Refereed)
Abstract [en]

In general, the bufferless NoC router has only one local output port for ejection, which may lead to multiple arriving flits competing for the only one output port. In this paper, we propose a reconfigurable bufferless router in which the number of ejection ports can be configured as 2, 3 and 4. Simulation results demonstrate that the average packet latency of the routers with multi-ejection ports is 18%, 10%, 6%, 14%, 9% and 7% on average less than that of the router with 1 ejection ports under six synthetic workloads respectively. For application workloads, the average packet latency of the router with more than two ejection ports is slightly better than the router with only one ejection port, which can be neglect. Making a compromise of hardware cost and performance, it can be concluded that it is no need to implement bufferless routers with 3 and 4 ejection ports, as the router with 2 ejection ports can achieve almost the same performance as the routers with 3 and 4 ejection ports.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2015.
Keyword [en]
Network-on-chip, Reconfigurable hardware, Average packet latencies, Bufferless routers, Hardware cost, Local output, Output ports, Performance analysis, Reconfigurable, Synthetic workloads, Routers
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:kth:diva-197128DOI: 10.1109/ASICON.2015.7517174ScopusID: 2-s2.0-84982242165ISBN: 9781479984831OAI: oai:DiVA.org:kth-197128DiVA: diva2:1056249
Conference
11th IEEE International Conference on Advanced Semiconductor Integrated Circuits (ASIC), ASICON 2015, 3 November 2015 through 6 November 2015
Note

QC 20161214

Available from: 2016-12-14 Created: 2016-11-30 Last updated: 2016-12-14Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Feng, ChaochaoLu, ZhonghaiJantsch, Axel
By organisation
Electronic Systems
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 5 hits
ReferencesLink to record
Permanent link

Direct link