Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Carrier-less fault-tolerant stochastic synthesis in multi-cell multi-level converters: A central limit approach to highly-dimensional power electronic systems
ABB Corporate Research, Sweden.
ABB Corporate Research, Sweden. (eMaDlab)
2016 (English)In: IET Power Electronics, ISSN 1755-4535, E-ISSN 1755-4543, Vol. 9, no 6, 1153-1162 p.Article in journal (Refereed) Published
Abstract [en]

As the number of cells in multi-level converters increase, issues related to the high number of subsystems enter the power electronics area. Within this frame, this study presents a carrier-less approach to the voltage synthesis across the series of several voltage-source cells in multi-level converter topologies. The key idea is the exploitation of a stochastic-based choice of the discrete cell output voltage, operating according to a local, independent random variable. When the number of cells is sufficiently high, the law of large numbers and the central limit theorem (CLT) of the probability theory guarantee that the synthesis of the total voltage lies in a known interval with high probability. Because of the CLT stochastic properties, an increased number of cells inherently leads to more robust and fault-tolerant waveforms, also due to the reduced capacitors required in each cell. The absence of deterministic modulation reduces the hardware cost (cabling and control) and requires no reconfiguration in case of cell failures. This work focuses on the theoretical and hardware-in-the-loop validation of the main principle, including an analysis of the capacitance requirements for each cell. The method could be also applied to current-source multi-level converters based on parallel connections of current-source cells.

Place, publisher, year, edition, pages
Institution of Engineering and Technology, 2016. Vol. 9, no 6, 1153-1162 p.
Keyword [en]
Probability, fault tolerance, power convertors, power electronics
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Research subject
Electrical Engineering
Identifiers
URN: urn:nbn:se:kth:diva-199587DOI: 10.1049/iet-pel.2015.0503ISI: 000377078900007ScopusID: 2-s2.0-84969512838OAI: oai:DiVA.org:kth-199587DiVA: diva2:1063167
Note

QC 20170109

Available from: 2017-01-09 Created: 2017-01-09 Last updated: 2017-01-09Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Peretti, Luca
In the same journal
IET Power Electronics
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 2 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf