Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Integration of selective epitaxial growth of SiGe/Ge layers in 14nm node FinFETs
Show others and affiliations
2016 (English)In: ECS Transactions, Electrochemical Society Inc. , 2016, no 8, 273-279 p.Conference paper, Published paper (Refereed)
Abstract [en]

In this study, the process integration of SiGe selective epitaxy on source/drain and SiGe/Ge bilayers selectively epitaxy on replacement Si channel regions for 14 nm node FinFETs has been presented. The epi-quality, layer profile and strain amount of the selectively grown SiGe and Ge layers were also investigated by means of various characterization tools. A series of prebaking experiments were performed for different temperatures in order to in-situ clean the Si fins prior to the SiGe S/D epitaxy. It was also found that a SiGe layer with graded Ge content was deposited as the strain relaxed buffer (SRB) layer in the channel trench prior to the Ge layer filling in the small trenches to make the void defect free.

Place, publisher, year, edition, pages
Electrochemical Society Inc. , 2016. no 8, 273-279 p.
Keyword [en]
Characterization, Epitaxial growth, Germanium, MOSFET devices, Channel region, Characterization tools, Process integration, Selective epitaxial growth, Selective epitaxy, Selectively epitaxy, Strain-relaxed buffer layers, Void defects, Silicon alloys
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-201973DOI: 10.1149/07508.0273ecstScopus ID: 2-s2.0-84991698876ISBN: 9781607685395 (print)OAI: oai:DiVA.org:kth-201973DiVA: diva2:1078375
Conference
Symposium on SiGe, Ge, and Related Materials: Materials, Processing, and Devices 7 - PRiME 2016/230th ECS Meeting, 2 October 2016 through 7 October 2016
Note

QC 20170303

Available from: 2017-03-03 Created: 2017-03-03 Last updated: 2017-03-03Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Jayakumar, GaneshRadamson, Henry H.

Search in DiVA

By author/editor
Jayakumar, GaneshRadamson, Henry H.
By organisation
Integrated Devices and Circuits
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 27 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf