Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Weighted Round Robin Configuration for Worst-Case Delay Optimization in Network-on-Chip
KTH, School of Information and Communication Technology (ICT), Electronics.ORCID iD: 0000-0003-0061-3475
2016 (English)In: IEEE Transactions on Very Large Scale Integration (vlsi) Systems, ISSN 1063-8210, E-ISSN 1557-9999, Vol. 24, no 12, 3387-3400 p.Article in journal (Refereed) Published
Abstract [en]

We propose an approach for computing the end-to-end delay bound of individual variable bit-rate flows in an First Input First Output multiplexer with aggregate scheduling under weighted round robin (WRR) policy. To this end, we use a network calculus to derive per-flow end-to-end equivalent service curves employed for computing least upper delay bounds (LUDBs) of the individual flows. Since the real-time applications are going to meet guaranteed services with lower delay bounds, we optimize the weights in WRR policy to minimize the LUDBs while satisfying the performance constraints. We formulate two constrained delay optimization problems, namely, minimize-delay and multiobjective optimization. Multiobjective optimization has both the total delay bounds and their variance as the minimization objectives. The proposed optimizations are solved using a genetic algorithm. A video object plane decoder case study exhibits a 15.4% reduction of the total worst case delays and a 40.3% reduction on the variance of delays when compared with round robin policy. The optimization algorithm has low run-time complexity, enabling quick exploration of the large design spaces. We conclude that an appropriate weight allocation can be a valuable instrument for the delay optimization in on-chip network designs.

Place, publisher, year, edition, pages
IEEE, 2016. Vol. 24, no 12, 3387-3400 p.
Keyword [en]
Network calculus, network-on-chip (NoC), performance evaluation, weight configuration, worst case delay optimization
National Category
Telecommunications
Identifiers
URN: urn:nbn:se:kth:diva-202787DOI: 10.1109/TVLSI.2016.2556007ISI: 000393066700002OAI: oai:DiVA.org:kth-202787DiVA: diva2:1079037
Note

QC 20170307

Available from: 2017-03-07 Created: 2017-03-07 Last updated: 2017-06-29Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full text

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronics
In the same journal
IEEE Transactions on Very Large Scale Integration (vlsi) Systems
Telecommunications

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 9 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf