Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Performance Evaluation of a Distributed SystemC Virtual Platform
KTH, School of Information and Communication Technology (ICT).
2015 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

Virtual platforms can be used during development of System-on-Chips for simulation of both hardware and software. Virtual platforms developed in SystemC TLM-2.0 only have the possibility to execute in a single processor core, thereby not utilizing the benefits of today’s multicore computers. As the System-on-Chips are getting more complex also the virtual platforms are getting more complex and thereby also the simulation time increases. If the virtual platforms were to be simulated in multiple cores the simulation time should decrease.

The Concurrent Model Interface (CoMix) framework is developed for making SystemC TLM-2.0 virtual platforms execute in parallel simulations. During this thesis the simulation performance of the CoMix framework has been evaluated. To make the evaluation, a few benchmarks has been developed and experiments executed in which the simulation performance has been measured with these benchmarks.

The result showed that the CoMix framework can decrease the simulation time for the targeted virtual platform. However, if the workload in the virtual platform is too low the CoMix framework will instead increase the simulation time. Experiments showed that if the workload exceeds 0.01 s/transaction the CoMix framework will decrease the simulation time and thereby increase the simulation performance. The highest speedup achieved in a four core CoMix simulation was 4.46 times faster than the normal SystemC simulation.

Abstract [sv]

Virtuella plattformar används av både hårdvaru- och mjukvaruingenjörer för simulering vid utveckling av System-on-Chips. Virtuella plattformar utvecklade i SystemC TLM-2.0 kan endast exekveras i en processorkärna och kan därmed inte utnyttja fördelarna med multicoreprocessorer. I och med att System-on-Chips blir mer och mer komplexa så blir även de virtuella plattformarna mer komplexa. Detta innebär att simuleringstiden ökar. Om de virtuella plattformarna hade möjlighet att exekveras i multipla processorkärnor så skulle simuleringstiden kunna minskas.

För att kunna exekvera virtuella plattformar i SystemC TLM-2.0 utvecklades ramverket Concurrent Model Interface (CoMix). I detta examensarbete utvärderades simuleringsprestandan i CoMix-ramverket. Testapplikationer utvecklades för att sedan utvärdera ramverket. Dessa testapplikationer användes sedan i experiment där simuleringsprestandan uppmättes.

Genom resultatet har det framkommit att CoMix-ramverket kan minska simuleringtiden för målplattformen. Däremot kommer simuleringtiden endast minska om arbetsbördan är tillräckligt stor i testapplikationen. Från experimenten har det framkommit att arbetsbördan bör vara minst 0.01 s/transaction för att CoMix-ramverket skall ha en positiv påverkan på simuleringsprestandan. Det bästa uppmätta resultatet var 4.46 gånger snabbare för CoMix simuleringen än den vanliga SystemC simuleringen.

Place, publisher, year, edition, pages
2015. , 108 p.
Series
TRITA-ICT-EX, 2015:58
Keyword [en]
SystemC TLM-2.0, Virtual Platform, Parallel Simulation, CoMix, Simulation Performance
Keyword [sv]
SystemC TLM-2.0, Virtuell Plattform, Parallell Simulering, CoMix, Simuleringsprestanda
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-209039OAI: oai:DiVA.org:kth-209039DiVA: diva2:1109982
Subject / course
Electronic- and Computer Systems; Electronic- and Computer Systems
Educational program
Master of Science - Embedded Systems; Master of Science in Engineering - Microelectronics
Examiners
Available from: 2017-06-15 Created: 2017-06-15 Last updated: 2017-06-15Bibliographically approved

Open Access in DiVA

No full text

By organisation
School of Information and Communication Technology (ICT)
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 23 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf