Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Automatic construction of models for analytic system-level design space exploration problems
KTH, School of Information and Communication Technology (ICT), Electronics.ORCID iD: 0000-0003-4859-3100
2017 (English)In: Proceedings of the 2017 Design, Automation and Test in Europe, DATE 2017, Institute of Electrical and Electronics Engineers (IEEE), 2017, 670-673 p., 7927074Conference paper, (Refereed)
Abstract [en]

Due to the variety of application models and also the target platforms used in embedded electronic system design, it is challenging to formulate a generic and extensible analytic design-space exploration (DSE) framework. Current approaches support a restricted class of application and platform models and are difficult to extend. This paper proposes a framework for automatic construction of system-level DSE problem models based on a coherent, constraint-based representation of system functionality, flexible target platforms, and binding policies. Heterogeneous semantics is captured using constraints on logical clocks. The applicability of this method is demonstrated by constructing DSE problem models from different combinations of application and platforms models. Time-triggered and untimed models of the system functionality and heterogeneous target platforms are used for this purpose. Another potential advantage of this approach is that constructed models can be solved using a variety of standard and ad-hoc solvers and search heuristics.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE), 2017. 670-673 p., 7927074
National Category
Other Engineering and Technologies
Identifiers
URN: urn:nbn:se:kth:diva-209716DOI: 10.23919/DATE.2017.7927074Scopus ID: 2-s2.0-85020178339ISBN: 9783981537093 (print)OAI: oai:DiVA.org:kth-209716DiVA: diva2:1114818
Conference
20th Design, Automation and Test in Europe, DATE 2017, SwissTech Convention Center, Swisstech, Lausanne, Switzerland, 27 March 2017 through 31 March 2017
Note

QC 20170626

Available from: 2017-06-26 Created: 2017-06-26 Last updated: 2017-06-26Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Sander, Ingo
By organisation
Electronics
Other Engineering and Technologies

Search outside of DiVA

GoogleGoogle Scholar

Altmetric score

Total: 9 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf