Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
TVL-TRNG: Sub-Microwatt True Random Number Generator Exploiting Metastability in Ternary Valued Latches
KTH, School of Information and Communication Technology (ICT), Electronics.
KTH, School of Information and Communication Technology (ICT), Electronics.
2017 (English)In: Proceedings of The International Symposium on Multiple-Valued Logic, IEEE Computer Society, 2017, p. 130-135, article id 7964979Conference paper (Refereed)
Abstract [en]

True random number generators (TRNGs) are important hardware primitives required for many applications including cryptography, communication, and statistical simulation. This paper presents a TRNG with failure detection capability targeting cryptographic applications with a limited power budget. The proposed TRNG extracts entropy from latch comparators, whose metastable states are detected and encoded as an additional alarm bit leading to ternary valued outputs. Furthermore, several such ternary valued latches (TVLs) are employed in an N-modular redundant configuration to address the bias problem caused by unmatched conditions. The statistical properties of the proposed TVL-TRNG are examined by the NIST 800-22 and NIST 800-90B test suits showing resistance against environmental changes and process variations. The proposed TRNG circuit designed in 65 nm CMOS consumes 825.36 nW at 1 Mbps.

Place, publisher, year, edition, pages
IEEE Computer Society, 2017. p. 130-135, article id 7964979
Series
Proceedings of The International Symposium on Multiple-Valued Logic, ISSN 0195-623X
Keyword [en]
entropy, latch comparator, metastability, NIST test suites, PVT variation, True random number generators (TRNGs)
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-212453DOI: 10.1109/ISMVL.2017.10Scopus ID: 2-s2.0-85026780539ISBN: 9781509054954 (print)OAI: oai:DiVA.org:kth-212453DiVA, id: diva2:1135497
Conference
47th IEEE International Symposium on Multiple-Valued Logic, ISMVL 2017, Novi Sad, Serbia, 22 May 2017 through 24 May 2017
Note

QC 20170823

Available from: 2017-08-23 Created: 2017-08-23 Last updated: 2017-08-23Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Search in DiVA

By author/editor
Tao, ShaDubrova, Elena
By organisation
Electronics
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 21 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf