Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Tool for xMAS-Based Modeling and Analysis of Communication Fabrics in Simulink
KTH. Natl Univ Def Technol, Peoples R China.
KTH, School of Information and Communication Technology (ICT), Electronics.ORCID iD: 0000-0003-0061-3475
2017 (English)In: ACM Transactions on Modeling and Computer Simulation, ISSN 1049-3301, E-ISSN 1558-1195, Vol. 27, no 3, 16Article in journal (Refereed) Published
Abstract [en]

The eXecutable Micro-Architectural Specification (xMAS) language developed in recent years finds an effective way to model on-chip communication fabrics and enables performance-bound analysis with network calculus at the micro-architectural level. For network-on-Chip (NoC) performance analysis, model validation is essential to ensure correctness and accuracy. In order to facilitate the xMAS modeling and corresponding analysis validation, this work presents a unified platform based on xMAS in Simulink. The platform provides a friendly graphical user interface for xMAS modeling and parameter setup by taking advantages of the Simulink modeling environment. The regulator and latency-rate sever are added to the xMAS primitive set to support typical flow and service behaviors. Hierarchical model build-up and Verilog-HDL code generation are essentially supported to manage complex models and to conduct cycle-accurate bit-accurate simulations. Based on the generated simulation models of xMAS, this tool is applied to evaluate the tightness of analytical delay bound results. We demonstrate the application as well as the work flow of the xMAS tool through a two-agent communication example and an all-to-one communication example with a tree topology.

Place, publisher, year, edition, pages
ASSOC COMPUTING MACHINERY , 2017. Vol. 27, no 3, 16
Keyword [en]
Performance analysis, simulink, network calculus, network on chip
National Category
Computer Sciences
Identifiers
URN: urn:nbn:se:kth:diva-215460DOI: 10.1145/3005446ISI: 000411266600001Scopus ID: 2-s2.0-85028652385OAI: oai:DiVA.org:kth-215460DiVA: diva2:1150243
Note

QC 20171018

Available from: 2017-10-18 Created: 2017-10-18 Last updated: 2018-01-13Bibliographically approved

Open Access in DiVA

No full text

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Zhao, XueqianLu, Zhonghai
By organisation
KTHElectronics
In the same journal
ACM Transactions on Modeling and Computer Simulation
Computer Sciences

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 10 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf