Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Synthesis of VLIW accelerators from formal descriptions in a real-time multi-core environment
KTH, School of Information and Communication Technology (ICT), Electronics.ORCID iD: 0000-0002-8072-1742
2017 (English)In: 14th FPGAworld Conference, FPGAworld 2017 - Academic Proceedings 2017, Association for Computing Machinery (ACM), 2017, p. 23-29Conference paper (Refereed)
Abstract [en]

Designing, programming and design space exploration of predictable Real-Time systems on Heterogeneous Multi-Core platforms is a very complex task. The increasing validation costs and time-to-market pressure creates a desire to build systems that are correct by construction. Formal description based on Model of Computations (MoCs) is a convenient way to create high-level models of such systems. The MoCs provide abstraction and high level modeling through a clear set of rules based on mathematics, which can be used as input for system synthesis. A formal synthesis flow would then ensure that the resulting real-time system is both predictable and correct by construction, provided that all transformations used in the flow can be verified/trusted. In this paper we show how a Real-Time computation node in an MPSoC system, described using the Synchronous MoC, can be transformed into a VLIW accelerator. The created accelerator is incorporated as a computation node in a heterogeneous multi-core system implemented on an FPGA.

Place, publisher, year, edition, pages
Association for Computing Machinery (ACM), 2017. p. 23-29
National Category
Embedded Systems
Identifiers
URN: urn:nbn:se:kth:diva-217844DOI: 10.1145/3135997.3135999Scopus ID: 2-s2.0-85033232596ISBN: 9781450351546 OAI: oai:DiVA.org:kth-217844DiVA, id: diva2:1160406
Conference
14th FPGAworld Conference, FPGAworld 2017, Stockholm, Sweden, 19 September 2017
Note

QC 20171127

Available from: 2017-11-27 Created: 2017-11-27 Last updated: 2017-11-27Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Öberg, Johnny

Search in DiVA

By author/editor
Öberg, Johnny
By organisation
Electronics
Embedded Systems

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 19 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf