Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Design of a multi-mode interleaver for the SiLago platform
KTH, School of Information and Communication Technology (ICT).
2017 (English)Independent thesis Advanced level (professional degree), 20 credits / 30 HE creditsStudent thesis
Abstract [en]

In the last few years, in order to overcome problems related to High Level Synthesis (HLS) and System Level Synthesis (SLS) tools, new methodologies have been proposed. Silicon Large Grain Object (SiLago) aims to enable efficient and predictable digital synthesis in reasonable time. The SiLago methodology abstracts the physical design away, from boolean operator to micro-architectural SiLago blocks. It imposes a physical design discipline that allows composition by abutment and reduces the design space exploration time. The contribute of this thesis work is related to the SiLago physical platform and, in particular, in enlarging the number of micro-architectural blocks.

In modern communication standards, fast and precise encoding and decoding phases are required. In order to reach very high throughput, a fundamental block required in modern communications standard is the interleaver It disperses the sequence of bits in a communication message in order to reduce the effect of the burst noise. Combining interleavers and Error Correcting Code (ECC) techniques, it is possible to reconstruct the original message after the effect of the noise.

This thesis work aims to enlarge the set of micro-architectural blocks in the SiLago platform adding a multi-mode interleaver. A multi-mode interleaver is programmable in terms of interleaver protocols, dimension of interleaving blocks and parallelism. Its architecture has been designed in order to be compatible with the SiLago fabric. The design has been developed at Register Transfer Level (RTL) level and then synthesized at gate level. The results in terms of area and power have been compared with the state of the art parallel interleavers.

Place, publisher, year, edition, pages
2017. , 89 p.
Series
TRITA-ICT-EX, 2017:32
National Category
Computer and Information Sciences
Identifiers
URN: urn:nbn:se:kth:diva-219908OAI: oai:DiVA.org:kth-219908DiVA: diva2:1165904
Subject / course
Information and Communication Technology
Educational program
Master of Science in Engineering - Information and Communication Technology
Examiners
Available from: 2017-12-14 Created: 2017-12-14 Last updated: 2018-01-13Bibliographically approved

Open Access in DiVA

No full text

By organisation
School of Information and Communication Technology (ICT)
Computer and Information Sciences

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 9 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf