Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Optimizing Dynamic Mapping Techniques for On-Line NoC Test
Show others and affiliations
2018 (English)In: 2018 23RD ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE (ASP-DAC), IEEE , 2018, p. 227-232Conference paper, Published paper (Refereed)
Abstract [en]

With the aggressive scaling of submicron technology, intermittent faults are becoming one of the limiting factors in achieving a high reliability in Network-on-Chip (NoC). Increasing test frequency is necessary to detect intermittent faults, which in turn interrupts the execution of applications. On the other hand, the main goal of traditional mapping algorithms is to allocate applications to the NoC platform, ignoring about the test requirement. In this paper, we propose a novel testing-aware mapping algorithm (TAMA) for NoC, targeting intermittent faults on the paths between crossbars. In this approach, the idle links are identified and the components between two crossbars are tested when the application is mapped to the platform. The components can be tested if there is enough time from when the application leaves the platform and a new application enters it. The mapping algorithm is tuned to give a higher priority to the tested paths in the next application mapping. This leaves enough time to test the links and the belonging components that have not been tested in the expected time. Experiment results show that the proposed testing-aware mapping algorithm leads to a significant improvement over FF, NN, CoNA, and WeNA.

Place, publisher, year, edition, pages
IEEE , 2018. p. 227-232
Series
Asia and South Pacific Design Automation Conference Proceedings, ISSN 2153-6961
Keywords [en]
Network-on-Chip, mapping algorithm, intermittent fault, on-line testing
National Category
Computer and Information Sciences
Identifiers
URN: urn:nbn:se:kth:diva-225229ISI: 000426987100037Scopus ID: 2-s2.0-85045338817ISBN: 978-1-5090-0602-1 (print)OAI: oai:DiVA.org:kth-225229DiVA, id: diva2:1194948
Conference
23rd Asia and South Pacific Design Automation Conference (ASP-DAC), JAN 22-25, 2018, Jeju, SOUTH KOREA
Funder
VINNOVA, ZYGX2016J042
Note

QC 20180404

Available from: 2018-04-04 Created: 2018-04-04 Last updated: 2018-04-04Bibliographically approved

Open Access in DiVA

No full text in DiVA

Scopus

Authority records BETA

Ebrahimi, Masoumeh

Search in DiVA

By author/editor
Ebrahimi, Masoumeh
By organisation
School of Electrical Engineering and Computer Science (EECS)
Computer and Information Sciences

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 2 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf