Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Fairness-oriented switch allocation for networks-on-chip
KTH, School of Electrical Engineering (EES).
2017 (English)In: 2017 30th IEEE International System-on-Chip Conference (SOCC), IEEE Computer Society, 2017, p. 304-309Conference paper, Published paper (Refereed)
Abstract [en]

Networks-on-Chip (NoC) is becoming the backbone of modern chip multiprocessor (CMP) systems. However, with the number of integrated cores increasing and the network size scaling up, the network-latency imbalance is becoming an important problem, which seriously influences the performance of the network and system. In this paper, we aim to alleviate this problem by optimizing the design of switch allocation. We propose fairness-oriented switch allocation (FOSA), a novel switch allocation strategy to achieve uniform network latencies. FOSA can improve system performance by achieving remarkable improvement in balancing network latencies. We evaluate the network and system performance of FOSA with synthetic traffics and SPEC CPU2006 benchmarks in a full-system simulator. Compared with the canonical separable switch allocator (Round-Robin) and the recently proposed switch allocator (TS-Router), the experiments with benchmarks show that our approach decreases maximum latency (ML) by 45.6% and 15.1%, respectively, as well as latency standard deviation (LSD) by 13.8% and 3.9%, respectively. Besides this, FOSA improves system throughput by 0.8% over that of TS-Router. Finally, we synthesize FOSA and give an evaluation of the additional consumption of area and power.

Place, publisher, year, edition, pages
IEEE Computer Society, 2017. p. 304-309
Series
International System on Chip Conference, ISSN 2164-1676 ; 2017
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:kth:diva-225501DOI: 10.1109/SOCC.2017.8226066ISI: 000427618200056Scopus ID: 2-s2.0-85044333371ISBN: 9781538640333 OAI: oai:DiVA.org:kth-225501DiVA, id: diva2:1195743
Conference
30th IEEE International System on Chip Conference, SOCC 2017, Hotel Novotel, Munich, Germany, 5 September 2017 through 8 September 2017
Note

QC 20180406

Available from: 2018-04-06 Created: 2018-04-06 Last updated: 2018-04-11Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Chen, Xiaowen

Search in DiVA

By author/editor
Chen, Xiaowen
By organisation
School of Electrical Engineering (EES)
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 3 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf