Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
A Trace-driven Hardware-level Simulator for Design and Verification of Network-on-Chips
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Natl Univ Def Technol, Dept Comp, Changsha, Hunan, Peoples R China..
Show others and affiliations
2010 (English)In: 2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011), VOL II / [ed] Thaung, K S, IEEE , 2010, p. 32-35Conference paper, Published paper (Refereed)
Abstract [en]

Traditional communications of general-purpose multi-core processor and application-specific System-on-Chip face challenges in terms of scalability and complexity. Network-on-Chip (NoC) has been the most promising solution for the communications of multi-core and many-core chips. In this paper, we present a trace-driven hardware-level simulator (noted HS) based on SystemVerilog for the design and verification of NoCs. Different from the state-of-the-art NoC simulators, the HS owns three important characteristics in addition to the capability of creating simulation and synthesizable NoC descriptions: 1) hardware-level simulation can be done, which means more implementation details of hardware than flit-level simulation; 2) router debugging and verification can be done at RTL by inserting assertions and coverage; 3) trace-based application simulations can be done besides synthetic workloads. A 4 X 4 2D mesh NoC with output virtual-channel routers verifies the capability of our HS.

Place, publisher, year, edition, pages
IEEE , 2010. p. 32-35
Keywords [en]
Network-on-Chips, Hardware-level Simulation, SystemVerilog, Verification
National Category
Computer Engineering
Identifiers
URN: urn:nbn:se:kth:diva-242797ISI: 000393844700009OAI: oai:DiVA.org:kth-242797DiVA, id: diva2:1290677
Conference
2011 INTERNATIONAL CONFERENCE ON COMPUTERS, COMMUNICATIONS, CONTROL AND AUTOMATION (CCCA 2011),Hong Kong, PEOPLES R CHINA, FEB 20-21, 2011
Note

QC 20190221

Available from: 2019-02-21 Created: 2019-02-21 Last updated: 2019-02-21Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronic and embedded systems
Computer Engineering

Search outside of DiVA

GoogleGoogle Scholar

urn-nbn

Altmetric score

urn-nbn
Total: 183 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf