Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
VP-Router: On balancing the traffic load in on-chip networks
KTH.
2018 (English)In: IEICE Electronics Express, ISSN 1349-2543, E-ISSN 1349-2543, Vol. 15, no 22, article id 20180883Article in journal (Refereed) Published
Abstract [en]

Along with the scaling up for network-on-chips (NoC), the network traffic grows increasingly, and generally the central region is easily to become the traffic hotspots. The problem of unbalanced traffic can lead to a part of network links becoming the bottleneck of network communication, and thus hurt the network and system performance. In this paper, we propose load-balanced link distribution method, which is intended to allocating physical channels according to the traffic load on each link. To support connecting multiple physical channels between two routers, we propose a novel concept of virtual port, and design a low-cost multi-port router called virtual port router (VP-Router). Compared to the network with traditional routers, the network with VP-Routers can effectively balance the network traffic load on links. The experiments with SPLASH2 benchmarks exhibit that VP-Router performs 6.3% and 9.0% better in energy-delay-product (EDP) for 4 × 4 and 8 × 8 mesh networks respectively. As for system throughput, VP-Router improves by about 3.5% and 5.8% on average respectively.

Place, publisher, year, edition, pages
Institute of Electronics Information Communication Engineers , 2018. Vol. 15, no 22, article id 20180883
Keywords [en]
Load-balanced, Networks-on-chip, Router, Virtual port, MESH networking, Routers, Energy delay product, Link distributions, Network communications, Network traffic loads, Network-on-chip(NoC), Networks on chips, Network-on-chip
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-247043DOI: 10.1587/elex.15.20180883ISI: 000452489800004Scopus ID: 2-s2.0-85060930082OAI: oai:DiVA.org:kth-247043DiVA, id: diva2:1330115
Note

QC 20190625

Available from: 2019-06-25 Created: 2019-06-25 Last updated: 2019-06-25Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Chen, Xiaowen

Search in DiVA

By author/editor
Chen, Xiaowen
By organisation
KTH
In the same journal
IEICE Electronics Express
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 10 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf