Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Threshold Physical Unclonable Functions
KTH, School of Electrical Engineering and Computer Science (EECS), Electronics.
KTH, School of Electrical Engineering and Computer Science (EECS), Electronics.
KTH, School of Electrical Engineering and Computer Science (EECS), Electronics.ORCID iD: 0000-0001-7382-9408
2019 (English)In: 2019 IEEE 49th International Symposium on Multiple-Valued Logic (ISMVL), IEEE conference proceedings, 2019, p. 55-60-Conference paper, Published paper (Refereed)
Abstract [en]

Physical Unclonable Functions (PUFs) have been proposed as a tamper-resistant alternative to the traditional methods for secret key generation and challenge-response authentication. Although many different types of PUFs have been presented, the search for more efficient, reliable and secure PUFdesigns continues. In this paper, we introduce a new class of PUFs, called threshold PUFs. We show that, in principle, any n-input threshold logic gate can be used as a base for building an n-input PUF. This opens up the possibility of using a rich body of knowledge on threshold logic implementations for designing PUFs. As a proof of concept, we implement and evaluate binary and ternary PUFs based on recently proposed threshold logic flip-flops.

Place, publisher, year, edition, pages
IEEE conference proceedings, 2019. p. 55-60-
Keywords [en]
Physical Unclonable Function (PUF), thresholdlogic, linearly separable function, hardware security
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-260465DOI: 10.1109/ISMVL.2019.00018ISI: 000484992100010Scopus ID: 2-s2.0-85069158420OAI: oai:DiVA.org:kth-260465DiVA, id: diva2:1355600
Conference
2019 IEEE 49th International Symposium on Multiple-Valued Logic,Fredericton, New Brunswick, Canada, May 21-23, 2019.
Funder
Vinnova, 2017-05232Vinnova, 2018-03964
Note

QC 20191007

Available from: 2019-09-30 Created: 2019-09-30 Last updated: 2019-10-07Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopusConferenceProceedings

Authority records BETA

Marranghello, FelipeYu, YangDubrova, Elena

Search in DiVA

By author/editor
Marranghello, FelipeYu, YangDubrova, Elena
By organisation
Electronics
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 6 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • harvard1
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf