Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Congestion-Aware Dynamic Elevator Assignment for Partially Connected 3D-NoCs
Nanjing Univ, Sch Elect Sci & Engn, Nanjing, Jiangsu, Peoples R China..
Nanjing Univ, Sch Elect Sci & Engn, Nanjing, Jiangsu, Peoples R China..
Nanjing Univ, Sch Elect Sci & Engn, Nanjing, Jiangsu, Peoples R China..
Nanjing Univ, Sch Elect Sci & Engn, Nanjing, Jiangsu, Peoples R China..
Show others and affiliations
2019 (English)In: 2019 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), IEEE , 2019Conference paper, Published paper (Refereed)
Abstract [en]

The combination of Network-on-Chips (NoCs) and 3D IC technology, 3D NoCs, has been proven to be able to achieve a great improvement in both network performance and power consumption compared to 2D NoCs. In the traditional 3D NoC, all routers are vertically connected. Due to the large overhead of Through-Silicon-Via (TSV, e.g., low fabrication yield and the occupied silicon area), the partially connected 3D NoC has emerged. The assignment method determines the traffic loads of the vertical links (elevators), thus has a great impact on 3D-NoCs' performance. In this paper, we propose a congestion-aware dynamic elevator assignment (CDA) scheme, which takes both the distance factors and network congestion information into account. Experiments show that the performance of the proposed CDA scheme is improved by 67% to 87% compared to the random selection scheme, 8% to 25% compared to SelByDis-1, and 13% to 18% compared to SelByDis-2.

Place, publisher, year, edition, pages
IEEE , 2019.
Series
IEEE International Symposium on Circuits and Systems, ISSN 0271-4302
Keywords [en]
3D NoC, TSV, assignment, congestion
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-260224DOI: 10.1109/ISCAS.2019.8702434ISI: 000483076401111Scopus ID: 2-s2.0-85066814567ISBN: 978-1-7281-0397-6 (print)OAI: oai:DiVA.org:kth-260224DiVA, id: diva2:1355711
Conference
IEEE International Symposium on Circuits and Systems (IEEE ISCAS), MAY 26-29, 2019, Sapporo, JAPAN
Note

QC 20190930

Available from: 2019-09-30 Created: 2019-09-30 Last updated: 2019-09-30Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronics
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
isbn
urn-nbn

Altmetric score

doi
isbn
urn-nbn
Total: 27 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf