Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Security-Aware Task Mapping Reducing Thermal Side Channel Leakage in CMPs
Univ Elect Sci & Technol China, DSP Lab, Chengdu 611731, Sichuan, Peoples R China..
Univ Elect Sci & Technol China, DSP Lab, Chengdu 611731, Sichuan, Peoples R China..
Univ Elect Sci & Technol China, DSP Lab, Chengdu 611731, Sichuan, Peoples R China..
KTH, School of Electrical Engineering and Computer Science (EECS).ORCID iD: 0000-0003-0061-3475
Show others and affiliations
2019 (English)In: IEEE Transactions on Industrial Informatics, ISSN 1551-3203, E-ISSN 1941-0050, Vol. 15, no 10, p. 5435-5443Article in journal (Refereed) Published
Abstract [en]

Chip multiprocessor (CMP) suffers from growing threats on hardware security in recent years, such as side channel attack, hardware Trojan infection, chip clone, etc. In this paper, we propose a security-aware (SA) task mapping method to reduce the information leakage from CMP thermal side channel. First, we construct a mathematical function that can estimate the CMP security cost corresponding to a given mapping result. Then, we develop a greedy mapping algorithm that automatically allocates all threads of an application to a set of proper cores, such that the total security cost is optimized. Finally, we perform extensive experiments to evaluate our method. The experimental results show that our SA mapping effectively decreases the CMP side channel leakage. Compared to the two existing task mapping methods, Linux scheduler (LS; a standard Linux scheduler) and NoC-Sprinting (NS; a thermal-aware mapping technique), our method reduces side-channel vulnerability factor by up to 19 & x0025; and 7 & x0025;, respectively. Moreover, our method also gains higher computational efficiency, with improvement in million instructions per second achieving up to 100 & x0025; against NS and up to 33 & x0025; against LS.

Place, publisher, year, edition, pages
IEEE, 2019. Vol. 15, no 10, p. 5435-5443
Keywords [en]
Task analysis, Hardware, Informatics, Side-channel attacks, Temperature measurement, Instruction sets, Chip-multi processor (CMP), hardware security, task mapping, thermal side channel
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-263683DOI: 10.1109/TII.2019.2904092ISI: 000492292500005Scopus ID: 2-s2.0-85073594090OAI: oai:DiVA.org:kth-263683DiVA, id: diva2:1368697
Note

QC 20191108

Available from: 2019-11-08 Created: 2019-11-08 Last updated: 2019-11-08Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records BETA

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
School of Electrical Engineering and Computer Science (EECS)
In the same journal
IEEE Transactions on Industrial Informatics
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 3 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf