Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Hardware-in-the-Loop based SysML for Model and Control Design of Interleaved Boost Converters
2014 (English)In: 2014 IEEE 15TH WORKSHOP ON CONTROL AND MODELING FOR POWER ELECTRONICS (COMPEL), IEEE, 2014Conference paper, Published paper (Refereed)
Abstract [en]

This paper outlines the application of the HiLeS-RCP (High Level Specification of Embedded Systems - Rich Client Platform) to model and design controllers of interleaved boost converters using the Systems Modelling Language (SysML). HiLeS-RCP allows the transformation from SysML models to Petri nets for implementation in embedded hardware. As a result, these models based on SysML can be used in Hardware-in-the-Loop (HIL)applications. In addition, the formal transformation from SysML to Petri nets is intended for structural analysis of the designed controllers in order to avoid undesired behaviours after implementation. As a case of study, HiLeS-RCP is used to model and design a supervisory controller for interleaved boost converters. This supervisory controller is implemented in FPGA; furthermore, embedded real time tools are used to evaluate the supervisory controller performance. Finally, experimental results show that the proposed methodology based on SysML and Petri nets is suitable to design controllers for interleaved boost converters.

Place, publisher, year, edition, pages
IEEE, 2014.
Series
IEEE Workshop on Control and Modeling for Power Electronics, ISSN 2151-0997
Keywords [en]
HiLeS-RCP, SysML, Petri net, interleaved boost converter, FPGA, Hardware-in-the-Loop
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-268646ISI: 000345760200046ISBN: 978-1-4799-2147-8 (print)OAI: oai:DiVA.org:kth-268646DiVA, id: diva2:1394502
Conference
IEEE 15th Workshop on Control and Modeling for Power Electronics (COMPEL), Univ Cantabria, Santander, SPAIN, JUN 22-25, 2014
Note

QC 20200219

Available from: 2020-02-19 Created: 2020-02-19 Last updated: 2020-02-19Bibliographically approved

Open Access in DiVA

No full text in DiVA

Authority records BETA

Chamorro Vera, Harold Rene

Search in DiVA

By author/editor
Chamorro Vera, Harold Rene
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

isbn
urn-nbn

Altmetric score

isbn
urn-nbn
Total: 97 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf