kth.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
FPGA Design Deobfuscation by Iterative LUT Modifications at Bitstream Level
KTH, School of Electrical Engineering and Computer Science (EECS), Electrical Engineering, Electronics and Embedded systems, Electronic and embedded systems.ORCID iD: 0000-0002-0278-5986
KTH, School of Electrical Engineering and Computer Science (EECS), Electrical Engineering, Electronics and Embedded systems, Electronic and embedded systems.ORCID iD: 0000-0001-7382-9408
2022 (English)In: 2022 IEEE European Test Symposium (ETS), IEEE, 2022Conference paper, Published paper (Refereed)
Abstract [en]

We present an algorithm capable of defeating SRAM FPGA design obfuscation methods based on hardware opaque predicates. This is achieved by ensuring the full controllability of each instantiated look-up table input via iterative bitstream modifications. Unlike many previous deobfuscation approaches, the presented method does not require the possession of a netlist. It is applied directly to the FPGA bitstream. The feasibility of our approach is verified on the example of an obfuscated SNOW 3G design implemented in a Xilinx Artix-7 FPGA.

Place, publisher, year, edition, pages
IEEE, 2022.
Series
Proceedings of the European Test Symposium, ISSN 1530-1877
Keywords [en]
Obfuscation, hardware opaque predicate, SRAM FPGA, bitstream modification, reverse engineering
National Category
Other Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-319073DOI: 10.1109/ETS54262.2022.9810466ISI: 000853268100048Scopus ID: 2-s2.0-85134244915OAI: oai:DiVA.org:kth-319073DiVA, id: diva2:1698953
Conference
27th IEEE European Test Symposium (ETS), MAY 23-27, 2022, Barcelona, Spain
Note

QC 20220926

Part of proceedings: ISBN 978-1-6654-6706-3

Available from: 2022-09-26 Created: 2022-09-26 Last updated: 2022-09-26Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Moraitis, MichailDubrova, Elena

Search in DiVA

By author/editor
Moraitis, MichailDubrova, Elena
By organisation
Electronic and embedded systems
Other Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 82 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf