kth.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Huicore: A Generalized Hardware Accelerator for Complicated Functions
Show others and affiliations
2022 (English)In: IEEE Transactions on Circuits and Systems Part 1: Regular Papers, ISSN 1549-8328, E-ISSN 1558-0806, Vol. 69, no 6, p. 2463-2476Article in journal (Refereed) Published
Abstract [en]

Emerging advanced System-on-Chip (SoC) designs contain more and more complicated functions to be accelerated. This presents a challenge to conventional design approaches which use different hardware architectures or separate hardware accelerators to implement the various functions. To tackle this challenge, for the first time, we propose a generalized hardware accelerator called 'Huicore' to speed up diverse functions on the same substrate. Through the analysis and transformation of mathematical characteristics, we reveal the commonality of many complicated functions using the CORDIC algorithm. Then we explore a reconfigurable architecture to implement them. The proposed reconfigurable accelerator can not only accelerate the implementation of many complicated functions, but also has small area, low power consumption and high precision. It is very suitable for integration in a SoC system to accelerate the implementation of various applications.

Place, publisher, year, edition, pages
Institute of Electrical and Electronics Engineers (IEEE) , 2022. Vol. 69, no 6, p. 2463-2476
Keywords [en]
accelerator, Complicated functions, generalized, reconfigurable architecture, SoC, Acceleration, Approximation algorithms, Computer hardware, Iterative methods, Mathematical transformations, Reconfigurable architectures, Substrates, System-on-chip, Advanced systems, Conventional design, Convergence, Hardware acceleration, Hardware accelerators, System on chips design, Systems-on-Chip, Programmable logic controllers
National Category
Electrical Engineering, Electronic Engineering, Information Engineering
Identifiers
URN: urn:nbn:se:kth:diva-321552DOI: 10.1109/TCSI.2022.3152799ISI: 000764853400001Scopus ID: 2-s2.0-85125724587OAI: oai:DiVA.org:kth-321552DiVA, id: diva2:1712239
Note

QC 20221121

Available from: 2022-11-21 Created: 2022-11-21 Last updated: 2022-11-21Bibliographically approved

Open Access in DiVA

No full text in DiVA

Other links

Publisher's full textScopus

Authority records

Lu, Zhonghai

Search in DiVA

By author/editor
Lu, Zhonghai
By organisation
Electronics and Embedded systems
In the same journal
IEEE Transactions on Circuits and Systems Part 1: Regular Papers
Electrical Engineering, Electronic Engineering, Information Engineering

Search outside of DiVA

GoogleGoogle Scholar

doi
urn-nbn

Altmetric score

doi
urn-nbn
Total: 148 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf