kth.sePublications
Change search
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf
Methods and nodes for handling memory
KTH, School of Electrical Engineering and Computer Science (EECS), Computer Science, Software and Computer systems, SCS, Network Systems Laboratory (NS Lab).ORCID iD: 0000-0001-5083-4052
KTH, School of Electrical Engineering and Computer Science (EECS), Computer Science, Software and Computer systems, SCS.ORCID iD: 0000-0002-1256-1070
KTH, School of Electrical Engineering and Computer Science (EECS), Computer Science, Software and Computer systems, SCS.ORCID iD: 0000-0002-6066-746X
2018 (English)Patent (Other (popular science, discussion, etc.))
Abstract [en]

A method in a multi-core processing system which comprises a processor comprising at least a first and a second processing unit, a cache, common to the first and the second processing unit, comprising a first cache portion associated with the first processing unit and a second cache portion associated with the second processing unit, a memory, comprising a first memory portion associated with the first cache portion and a second memory portion associated with the second cache portion. The method comprises detecting that a data access criteria of the second memory portion is fulfilled, establishing that first data stored in the second memory portion is related to a first application running on the first processing unit, allocating at least a part of the first memory portion to the first application based on cache information, and migrating the first data to the part of first memory portion.

Place, publisher, year, edition, pages
2018.
Keywords [en]
memory handling, cache, multi-core processing system
National Category
Computer Systems
Identifiers
URN: urn:nbn:se:kth:diva-358309OAI: oai:DiVA.org:kth-358309DiVA, id: diva2:1926020
Patent
US US11714753B2 (2023-08-01)
Funder
Wallenberg AI, Autonomous Systems and Software Program (WASP)
Note

QC 20250120

Available from: 2025-01-10 Created: 2025-01-10 Last updated: 2025-01-20Bibliographically approved

Open Access in DiVA

fulltext(1299 kB)22 downloads
File information
File name FULLTEXT01.pdfFile size 1299 kBChecksum SHA-512
80b475ba532e840c88b90f5ee3b6d5771cf77b00442813232c300f5ce029647be277d9e1c1d35e3a50e4223594af1f8fc08f8ccd82b133b63f5e640ca399a55a
Type fulltextMimetype application/pdf

Authority records

Roozbeh, AmirFarshin, AlirezaKostic, DejanMaguire Jr., Gerald Q.

Search in DiVA

By author/editor
Roozbeh, AmirFarshin, AlirezaKostic, DejanMaguire Jr., Gerald Q.
By organisation
Network Systems Laboratory (NS Lab)Software and Computer systems, SCS
Computer Systems

Search outside of DiVA

GoogleGoogle Scholar
Total: 22 downloads
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

urn-nbn

Altmetric score

urn-nbn
Total: 278 hits
CiteExportLink to record
Permanent link

Direct link
Cite
Citation style
  • apa
  • ieee
  • modern-language-association-8th-edition
  • vancouver
  • Other style
More styles
Language
  • de-DE
  • en-GB
  • en-US
  • fi-FI
  • nn-NO
  • nn-NB
  • sv-SE
  • Other locale
More languages
Output format
  • html
  • text
  • asciidoc
  • rtf