Change search
ReferencesLink to record
Permanent link

Direct link
On different process schemes for a controllable NiSi-based metallic source/drainMOSFETs with dopant segregation
KTH, School of Information and Communication Technology (ICT), Integrated Devices and Circuits.
Show others and affiliations
(English)In: IEEE Transactions on Electron Devices, ISSN 0018-9383Article in journal (Other academic) Submitted
URN: urn:nbn:se:kth:diva-14034OAI: diva2:329212
QS 20120328Available from: 2010-07-08 Created: 2010-07-08 Last updated: 2012-03-28Bibliographically approved
In thesis
1. Integration of metallic source/drain contacts in MOSFET technology
Open this publication in new window or tab >>Integration of metallic source/drain contacts in MOSFET technology
2010 (English)Doctoral thesis, comprehensive summary (Other academic)
Abstract [en]

The continuous and aggressive downscaling of conventional CMOS devices has been driving the vast growth of ICs over the last few decades. As the CMOS downscaling approaches the fundamental limits, novel device architectures such as metallic source/drain Schottky barrier MOSFET (SB-MOSFET) and SB-FinFET are probably needed to further push the ultimate downscaling. The ultimate goal of this thesis is to integrate metallic Ni1-xPtx silicide (x=0~1) source/drain into SB-MOSFET and SB-FinFET, with an emphasis on both material and processing issues related to the integration of Ni1-xPtx silicides towards competitive devices.

First, the effects of both carbon (C) and nitrogen (N) on the formation and on the Schottky barrier height (SBH) of NiSi are studied. The presence of both C and N is found to improve the poor thermal stability of NiSi significantly. The present work also explores dopant segregation (DS) using B and As for the NiSi/Si contact system. The effects of C and N implantation into the Si substrate prior to the NiSi formation are examined, and it is found that the presence of C yields positive effects in helping reduce the effective SBH to 0.1-0.2 eV for both conduction polarities. In order to unveil the mechanism of SBH tuning by DS, the variation of specific contact resistivity between silicide and Si substrates by DS is monitored. The formation of a thin interfacial dipole layer at silicide/Si interface is confirmed to be the reason of SBH modification.

Second, a systematic experimental study is performed for Ni1-xPtx silicide (x=0~1) films aiming at the integration into SB-MOSFET. A distinct behavior is found for the formation of Ni silicide films. Epitaxially aligned NiSi2-y films readily grow and exhibit extraordinary morphological stability up to 800 oC when the thickness of deposited Ni (tNi) <4 nm. Polycrystalline NiSi films form and tend to agglomerate at lower temperatures for thinner films for tNi≥4 nm. Such a distinct annealing behavior is absent for the formation of Pt silicide films with all thicknesses of deposited Pt. The addition of Pt into Ni supports the above observations. Surface energy is discussed as the cause responsible for the distinct behavior in phase formation and morphological stability.

Finally, three different Ni-SALICIDE schemes towards a controllable NiSi-based metallic source/drain process without severe lateral encroachment of NiSi are carried out. All of them are found to be effective in controlling the lateral encroachment. Combined with DS technology, both n- and p-types of NiSi source/drain SB-MOSFETs with excellent performance are fabricated successfully. By using the reproducible sidewall transfer lithography (STL) technology developed at KTH, PtSi source/drain SB-FinFET is also realized in this thesis. With As DS, the characteristics of PtSi source/drain SB-FinFET are transformed from p-type to n-type. This thesis work places Ni1-xPtx (x=0~1) silicides SB-MOSFETs as a competitive candidate for future CMOS technology.

Place, publisher, year, edition, pages
Stockholm: KTH, 2010. xii, 78 p.
Trita-ICT/MAP AVH, ISSN 1653-7610 ; 2010:06
CMOS technology, MOSFET, Schottky barrier MOSFET, metallic source/drain, contact resistivity, NiSi, PtSi, SALICIDE, ultrathin silicide, FinFET
National Category
Condensed Matter Physics
urn:nbn:se:kth:diva-13136 (URN)978-91-7415-680-5 (ISBN)
Public defence
2010-06-18, Sal C1, KTH-Electrum 1, Isafjordsgatan 22, Kista, 15:28 (English)
QC20100708Available from: 2010-05-31 Created: 2010-05-28 Last updated: 2010-07-08Bibliographically approved

Open Access in DiVA

No full text

Search in DiVA

By author/editor
Luo, JunÖstling, Mikael
By organisation
Integrated Devices and Circuits
In the same journal
IEEE Transactions on Electron Devices

Search outside of DiVA

GoogleGoogle Scholar
The number of downloads is the sum of all downloads of full texts. It may include eg previous versions that are now no longer available

Total: 33 hits
ReferencesLink to record
Permanent link

Direct link